

CMOS Logic



→ The basic building of CMOS logic ckt is MOS transistor. As we know, logic ckte (or) Digital ckte process the binary digits i.e '1' & '0'. However, dual logic ckte process electrical signals or voltage levels.

→ In any logic ckt, there is a range of voltages for Logic '0' & Logic '1'. A typical CMOS, operates from 5V power supply. It may have Logic '0' → 0 to 1.5V in b/w these, are the undefined Logic '1' → 3.5 to 5V Logic levels.

MOS Transistor :- which is having three terminals G, D, S. As the name it implies the electric field applied at the 'Gate' terminal will control the flow of current b/w drain & source. (or) it will control the resistance b/w → So, it is used as voltage controlled resistance.

→ In digital application when MOS transistor is 'OFF', then its resistance is 'very high', & when it is 'ON', then its resistance "very low"

→ There are two types → PMOS → is the most widely used




Basic CMOS ekt :-

→ If the NMOS & PMOS transistors are connected together in a complementary, then it forms the CMOS Logic

→ The simple CMOS ekt is shown in fig:

which is used as an inverter. The power supply, V_{DD} typically is 2-6V & is most often set at 5V for compatibility with TTL.



→ Ideally, the functional behaviour of CMOS can be characterised by two cases.

→ When $V_{in} = 0V$, then NMOS is OFF, since $V_{gs} = 0$, but, PMOS, is ON since, its V_{gs} is a large $-ve$ value ($-5V$). Therefore Q_2 PMOS, have small resistance b/w V_{DD} & V_{out} . \therefore the OP voltage is 5V.

→ When, $V_{in} = 5V$, then Q_1 NMOS is ON, since its V_{gs} is a large $+ve$ ($+5V$), but, PMOS is OFF, since its $V_{gs} = 0$. Thus, NMOS, have small resistance b/w OP & GND, \therefore the OP voltage is 0V.

→ By observing this functional behaviour, it can simply act as an inverter, i.e. when we are applying '0V', \rightarrow OP = 5V, & when IP is 5V; the OP = 0V.


CMOS NAND & NOR Gates

(3)

→ Both NAND & NOR gates can be constructed using CMOS.
 A 'k-IP' gate consists of 'k' → no. of p-MOSes
 'k' → no. of n-MOSes


→ The fig. shows 2-IP CMOS NAND gate.

Generally the NAND logic is, if either of IP is low, then OP is high. & if both the IPs are high, then the OP is 'low', the same logic is implemented with CMOS as shown in fig:



CMOS - NOR Gate

A/B	Q ₂	Q ₃	Q ₄	Z
0/0	OFF	ON	OFF	H
0/1	OFF	OFF	OFF	H
1/0	ON	OFF	OFF	H
1/1	OFF	OFF	OFF	L



A	B	Q ₂	Q ₃	Q ₄	Z
L	L	OFF	OFF	OFF	H
L	H	OFF	OFF	OFF	L
H	L	OFF	OFF	OFF	L
H	H	OFF	OFF	OFF	L

→ If both IPs are low, then OP has low impedance connection to VDD through p-channel MOS, & path to ground is blocked by the OFF n-channel MOS.
 → If either IP is high, the path to VDD is blocked, & Z has low-impedance connection to GND.