


INTEGRATED CIRCUITS

(5)

Integrated Circuit (IC) is a miniature, low cost electronic circuit consisting of active and passive components that are inseparably joined together on a single crystal chip of silicon.

These circuits naturally offer a no of distinct advantages

- Miniaturization and hence increased equipment density
- cost reduction due to batch processing
- Increased system reliability due to elimination of soldered joints
- Improved functional performance
- Matched devices.
- Increased operating Speed.
- Reduction in power Consumption.

Classification of IC'sDifferential Amplifier:-

A differential amplifier forms the input stage of an operational amplifier. It is termed as "differential Amplifier" for the simple reason that it amplifies the difference of two input signals.

A differential amplifier mainly consists of two identical transistors whose emitters are directly connected as shown in fig. The d.c power supplies V_{CC} and V_{EE} are common to both transistors. The collector circuit resistances are equal, and the emitter resistors of the two transistors are replaced by a single resistor.

Let us consider the common emitter biased circuit as shown in fig.


These two emitter biased circuits have same identical characteristics i.e

$$Q_1 + Q_2 = R_{C1} = R_{C2}$$

$$R_{C1} = R_{C2}$$


And the magnitude of V_{CC} is equal to the magnitude of $-V_{EE}$

→ To obtain single circuit, we should reconnected those two circuits as follows.



1. Reconnect $+V_{CC}$ supply voltages of the two circuits since the voltages are of the same polarity and amp. Similarly disconnect V_{EE} .
2. Reconnect the emitter E_1 of Q_1 to E_2 of Q_2 with R_E which is R_{E1}/R_{E2}
3. Apply the input signal V_{in1} to base of Q_1 and V_{in2} to base of Q_2
4. Output is taken in between two collector $C_1 + C_2$ and it labeled as V_o . Now the circuit is

The differential amp of fig below, as its name implies, amp the diff b/w two inputs sigs.
It is also called as diff amp



Differential amplifier Circuit Configurations

1. Dual input Balanced o/p
2. Dual input unBalanced o/p
3. Single input Balanced o/p
4. Single input unBalanced o/p

Analysis of differential Amplifier :-

The analysis of a diff amp consists in the evaluation of the circuit parameters like voltage gain, input impedance (Resistance) and output resistance. Current gain is normally defined in relation

to a diff amp, for reasons which will be explained below. (3)

Voltage gain

By voltage gain is meant the diff voltage gain given as
where $A_d = \frac{V_o}{V_{id}}$ where $V_o = \text{o/p voltage}$ and $V_{id} = V_{i1} - V_{i2}$ the diff input

$$A_d = \frac{V_o}{V_{id}}$$

voltage.

Input Resistance:- It is also termed as differential input resistance. It is the equivalent resistance that would be measured at anyone of the input terminals, with the other terminal grounded.

It is denoted as R_{i1} & R_{i2} .

Where $R_{i1} = \frac{V_{i1}}{I_{B1}}$ with $V_{i2}=0$ & $R_{i2} = \frac{V_{i2}}{I_{B2}}$ with $V_{i1}=0$.

Output Resistance:- It is the equivalent resistance that would be measured at either of the collector terminals w.r.t to ground.
It is denoted as R_{o1} (δI) or R_{o2}

Analysis of Dual input Balanced o/p Mode of Diffamp:-


The circuit is shown in fig is a Dual input, balanced o/p differential amp. Notice that the two o/p signals, I_{C1} & I_{C2} are applied to the bases B_1 & B_2 of transistors Q1 & Q2.

V_{in1} & V_{in2} are applied to the bases B_1 & B_2 of transistors Q1 & Q2. The o/p V_o is measured b/w the two collectors C_1 & C_2 , which are at the same dc potentials.

Because of the equal dc potential at the two collectors with respect to ground, the output is referred as a balanced output.

The analysis of Differential amp will be in two parts

→ DC Analysis → AC Analysis.



DC Analysis:-

To determine the operating point value (I_{CQ} & V_{CEQ}) for the differential amp. we need to obtain a dc equivalent circuit. The dc equivalent circuit can be obtained simply by reducing the input signals V_{in1} , V_{in2} to zero. Now we need to determine the operating point for this the collector current I_{CQ} , V_{CEQ} must be found. Now apply KVL to base-emitter loop of transistor Q_1 .

$$-R_{in}I_B - V_{BE} - R_{E2}I_E + V_{EE} = 0$$

$$\text{But } I_B = \frac{I_E}{\beta_{dc}} \quad \therefore I_C \approx I_E$$

$$-R_{in}\left(\frac{I_E}{\beta_{dc}}\right) - V_{BE} - R_{E2}I_E + V_{EE} = 0$$

$$V_{EE} - V_{BE} = 2R_C I_E + R_{in}\left[\frac{I_E}{\beta}\right]$$

$$-R_{in}\frac{I_E}{\beta_{dc}} - R_{E2}I_E = V_{BE} - V_{EE}$$

$$V_{EE} - V_{BE} = I_E \left[2R_C + \frac{R_{in}}{\beta} \right]$$

$$V_{EE} - V_{BE} = R_{in}\frac{I_E}{\beta_{dc}} + R_E 2I_E$$

$$I_C = \frac{V_{EE} - V_{BL}}{R_{in} + 2R_C}$$

$$I_E \left[\frac{R_{in}}{\beta_{dc}} + 2R_E \right] = V_{EE} - V_{BE}$$

$$I_E = \frac{V_{EE} - V_{BE}}{\frac{R_{in}}{\beta_{dc}} + 2R_E}$$

$$I_E = \frac{V_{EE} - V_{BE}}{2R_E}$$

$$\therefore 2R_E \gg \frac{R_{in}}{\beta_{dc}}$$

The voltage at the emitter of Q_1 is equal to $-V_{BE}$. If we assume the voltage drop across R_{in} to be negligible small, knowing the value of emitter current $I_E \approx I_C$, we can obtain the voltage at the collector V_{CC} as follows

$$V_{CC} - I_E R_E = V_O = V_C$$


$$V_{CC} = V_C - V_E \Rightarrow (V_{CC} - I_E R_E)(-V_{BE})$$

$$V_{CE} = V_{CC} + V_{BE} - I_E R_C$$

Analysis:- To perform AC Analysis to derive the expression for the Voltage gain A_{vA} , and input resistance R_i

1. Set the DC voltages $V_{CC} = V_{EE}$ at zero.
2. Substitute small τ equivalent for the transistors.

Voltage Gain:- Before we proceed to derive the expression for the voltage gain A_{vA} , the following should be noted about the circuit in fig.



1. $i_E1 = i_E2$, therefore $r_E1 = r_E2$; for this reason, the AC emitter resistance of transistors Q_1 and Q_2 is simply denoted by r_E .
2. The voltage across each collector resistor is shown out of phase by 180° to the o/p voltages V_{in1} and V_{in2} . This polarity assignment is in accordance with the common emitter config. As we have seen, the diff amp is basically constructed in a CE config using two identical CC circuits.
3. Note the assigned polarity of the o/p voltage V_O : this polarity simply indicates that the voltage at collector C_2 is assumed to be more +ve w.r.t. to ground.

Apply KVL for loop $\Sigma + \Sigma$

$$V_{in1} - R_{in1} i_{b1} - r_E i_{e1} - R_E (i_{e1} + i_{c2}) = 0 \quad (1)$$

$$V_{in2} - R_{in2} i_{b2} - r_E i_{e2} - R_E (i_{e2} + i_{c1}) = 0 \quad (2)$$

Sub current relations $i_{b1} = i_{e1}/\beta_{ac}$ and $i_{b2} = i_{e2}/\beta_{ac}$ yields

$$V_{in1} - \frac{R_{in1}}{\beta_{ac}} i_{e1} - r_E i_{e1} - R_E (i_{e1} + i_{e2}) = 0 \quad (3)$$

$$V_{in2} - \frac{R_{in2}}{\beta_{ac}} i_{e2} - r_E i_{e2} - R_E (i_{e1} + i_{e2}) = 0 \quad (4)$$

$R_{in_1} \parallel R_{ac} + R_{in_2} \parallel R_{ac}$ very small values so we can neglect

* Values $(R_e + R_E) i_{e_1} + (R_E) i_{e_2} = V_{in_1}$

$$(R_E) i_{e_1} + (R_e + R_E) i_{e_2} = V_{in_2}$$

By using Cramer's rule

$$i_{e_1} = \frac{\begin{vmatrix} V_{in_1} & R_E \\ V_{in_2} & R_e + R_E \end{vmatrix}}{\begin{vmatrix} R_e + R_E & R_E \\ R_E & R_e + R_E \end{vmatrix}}$$

$$= \frac{(R_e + R_E)V_{in_1} - (R_E)V_{in_2}}{(R_e + R_E)^2 - (R_E)^2} \quad (5)$$

$$\text{By } i_{e_2} = \frac{\begin{vmatrix} R_e + R_E & V_{in_1} \\ R_E & V_{in_2} \end{vmatrix}}{\begin{vmatrix} R_e + R_E & R_E \\ R_E & R_e + R_E \end{vmatrix}} = \frac{(R_e + R_E)V_{in_2} - (R_E)V_{in_1}}{(R_e + R_E)^2 - (R_E)^2} \quad (6)$$

The output voltage is $V_o = V_{C_2} - V_{C_1}$

$$= -R_C i_{C_2} - (-R_C i_{C_1})$$

$$= R_C i_{C_1} - R_C i_{C_2}$$

$$= R_C [i_{C_1} - i_{C_2}] \quad \because i_C \approx i_e$$

$$= R_C [i_{e_1} - i_{e_2}]$$

Now sub i_{e_1} & i_{e_2}

$$V_o = R_C \left[\frac{(R_e + R_E)V_{in_1} - (R_E)V_{in_2}}{(R_e + R_E)^2 - (R_E)^2} \quad \frac{(R_e + R_E)V_{in_2} - (R_E)V_{in_1}}{(R_e + R_E)^2 - (R_E)^2} \right]$$

$$= R_C \left[\frac{(R_e + R_E)(V_{in_1} - V_{in_2}) + (R_E)(V_{in_1} - V_{in_2})}{(R_e + R_E)^2 - (R_E)^2} \right]$$

$$= R_C \frac{[(V_{in_1} - V_{in_2})(r_e + 2R_E)]}{r_e^2 + R_C^2 + 2r_e R_E - R_C^2}$$

$$= R_C \frac{[r_e + 2R_E](V_{in_1} - V_{in_2})}{r_e^2 + 2r_e R_E}$$

$$= R_C \frac{[(r_e + 2R_E)(V_{in_1} - V_{in_2})]}{r_e[r_e + 2R_E]}$$

$$V_o = R_C \frac{[V_{in_1} - V_{in_2}]}{r_e}$$

thus a diff amp amplifies the diff b/w two input signals $V_{id} = V_{in_1} - V_{in_2}$ and o/p is

$$V_o = \frac{R_C}{r_e} [V_{in_1} - V_{in_2}]$$

$$Ad = \frac{V_o}{V_{id}} = \frac{\frac{R_C}{r_e} [V_{in_1} - V_{in_2}]}{V_{id}}$$

$$Ad = \frac{R_C}{r_e}$$

Differential amplifier input Resistance:- Diff i/p Resistance is defined as the equivalent resistance that would be measured at either i/p terminal with other terminal grounded. This means that the input source V_{in_1} is determined with resistance R_{in_1} seen from the i/p signal source V_{in_1} , the i/p signal source V_{in_1} the signal source V_{in_2} set at zero. Similarly, the i/p signal source V_{in_2} is set at zero to determine the i/p resistance R_{in_2} . Seen from the i/p signal source V_{in_2} . Usually the source resistance $R_{in_1} + R_{in_2}$ are very small and hence will be ignored in the derivation of input resistance $R_{in_1} + R_{in_2}$.

$$R_{i1} = \left| \frac{V_{in1}}{i_{b1}} \right| \quad |V_{in2}| = 0$$

$$\left| \frac{V_{in1}}{\frac{i_{e1}}{\beta_{ac}}} \right| \quad |V_{in2}| = 0$$

Sub the value of i_{e1} from equation (8) we get

$$R_{i1} = \frac{\beta_{ac} V_{in1}}{(r_e + R_E) V_{in1} - (R_E) o} = \frac{\beta_{ac} (r_e^2 + 2R_E r_e)}{(r_e + R_E)} = \frac{\beta_{re} (r_e + 2r_e)}{r_e + R_E}$$

$$R_{i1} = \frac{\beta_{ac} r_e (r_E)}{r_E}$$

$$R_{i1} = 2\beta_{ac} r_e$$

$$R_{i1} = \frac{\beta_{ac} (r_e^2 + 2R_E r_e)}{(r_e + R_E)} = \frac{\beta_{re} (r_e + 2r_e)}{r_e + R_E}$$

($r_e \ll R_E$ so that
 $r_e + R_E = 2R_E$)

Parallel input resistance $R_{i2} = \left| \frac{V_{in2}}{i_{b2}} \right| \quad |V_{in1}| = 0$

$$= \left| \frac{V_{in2}}{\frac{i_{e2}}{\beta_{ac}}} \right| \quad |V_{in1}| = 0$$

$$R_{i2} = 2\beta_{ac} r_e$$

$$R_{i2} = \left| \frac{V_{in1}}{i_{b2}} \right| \quad |V_{in2}| = 0$$

$$= \frac{\beta_{ac} V_{in1}}{(r_e + R_E) V_{in1} - R_E V_{in1}}$$

$$= \frac{\beta_{ac} r_e}{(r_e + R_E) - R_E}$$

$$= \frac{\beta_{ac} r_e}{(r_e + R_E) - R_E}$$

Output resistance :- output resistance defined as the equivalent resistance that would be measured at either o/p terminal w.r.t ground.

$$R_{o1} = R_{o2} = R_C$$

$$V_o = R_C [i_{e1} - i_{e2}]$$

The current gain of the diff-amp is undefined.

$$V_{in1}, V_{in2} [r_e + 2r_E]$$

$$(r_e + 2r_E + 2R_E r_E - R_E)$$

$$(V_{in1} - V_{in2}) [r_e + 2r_E]$$

$$2r_E + R_E$$

$$V_o = \frac{V_{in1} - V_{in2}}{2r_E + R_E}$$

$$V_o = \frac{[r_e + R_E] (V_{in1} - R_E V_{in2}) - (r_e + R_E) V_{in2}}{(r_e + R_E) - R_E}$$

$$V_o = \frac{r_e + R_E [V_{in1} - V_{in2}] - R_E [V_{in1} - V_{in2}]}{(r_e + R_E) - R_E}$$

$$(r_e + R_E) - R_E$$

input un Balanced output

for Dual input unBalanced o/p differential Configuration also have as same as analysis like Dual i/p Balance o/p.

For DC Analysis the Q-point

are I_{CQ} & V_{CEQ} .

$$I_f = \frac{V_{CE} - V_{BE}}{2R_f}$$

$$V_{CE} = V_{CC} + V_{BE} - I_f R_C$$

for AC Analysis

$$V_o = V_{C2}$$

$$= -R_C i_{C2}$$

Difff o/p $V_o = -R_C i_{C2}$


$$V_o = R_C \left[\frac{(r_e + R_f) V_{in2} - (R_f) V_{in1}}{(r_e + R_f)^2 - (R_f)^2} \right]$$

$$= R_C \left[\frac{r_e V_{in2} + R_f [V_{in2} - V_{in1}]}{r_e^2 + R_f r_e + 2r_e R_f - R_f^2} \right] = \frac{V_{in2}(r_e + R_f) - R_f V_{in1}}{r_e^2 + R_f r_e + 2r_e R_f - R_f^2}$$

$$R_C \left[\frac{r_e V_{in2} + R_f (V_{in2})}{r_e^2 + 2r_e R_f} \right] \quad \text{let } r_e V_{in2} \ll R_f V_{in2} \quad \text{and } r_e^2 \ll 2r_e R_f$$

Then $R_C \left[\frac{R_f V_{in2}}{2r_e R_f} \right]$

$$V_o = \frac{R_C}{2r_e} (V_{in2})$$



- * The Resistance $R_{i1} = R_{i2}$ $= 2\beta_a R_e$ as same as dual i/p Balance o/p.
- * The o/p Resistance is $R_{o1} = R_e$.


The Gain $\frac{V_o}{V_{in2}} = \frac{R_C}{2r_e}$

③ Single input Balanced OIP Diff Amp:-

The DC Analysis is as same as dual i/p Bal mode. So that

the Q point are

$$I_{EQ} = \frac{V_{CE} - V_{BE}}{\alpha R_E + R_{in}/\beta_{DC}}$$



$$V_{CEQ} = V_{CC} + V_{BE} - I_{EQ} R_C$$


AC Analysis:- During the +ve half cycle. The Base Emitter junction of Q₁ is +ve and that of Q₂ is -ve, so that I_{C1} increases & I_{C2} decreases from the operating point value. I_{CE} This change collector current (gives same direction) shown in fig. in which the current of both I_{C1} and I_{C2} are shown to be in the same direction.

Apply KVL for loop ① and ②

$$V_{in} - i_b R_{in} - r_e i_{e1} - R_E i_{e1} = 0 \quad ①$$

$$V_{in} - i_b R_{in} - r_e i_{e1} - R_E i_{e2} = 0 \quad ②$$

$$I_E = (i_{e1} - i_{e2}) \quad i_b = \frac{R_E i_{e1}}{\beta_{DC}}$$



Now sub

$$V_{in} - \frac{R_{in} i_{e1}}{\beta_{DC}} - r_e i_{e1} - R_E i_{e1} + R_E i_{e2} = 0 \quad ③$$

$$V_{in} - \frac{R_{in} i_{e1}}{\beta_{DC}} - r_e i_{e1} - r_e i_{e2} = 0 \quad ④$$

$$V_{in} = r_e i_{e1} + R_E i_{e1} - R_E i_{e2}$$

$$V_{in} = r_e i_{e1} + r_e i_{e2}$$

So that we can write these V_{in}

$$V_{in} = i_{e_1}(r_e + R_E) - i_{e_2}R_E \quad \text{--- (5)}$$

(11)

$$V_{in} = i_{e_1}r_e + i_{e_2}r_e \quad \text{--- (6)}$$

Apply Cramer's rule

$$i_{e_1} = \frac{\begin{vmatrix} V_{in} & -R_E \\ V_{in} & r_e \end{vmatrix}}{\begin{vmatrix} r_e + R_E & -R_E \\ r_e & r_e \end{vmatrix}} = \frac{r_e V_{in} + R_E V_{in}}{r_e(r_e + R_E) + r_e R_E}$$

$$= \frac{V_{in}(r_e + R_E)}{r_e(r_e + 2R_E)} \quad \text{--- (7)}$$

$$i_{e_2} = \frac{\begin{vmatrix} (r_e + R_E) & V_{in} \\ r_e & V_{in} \end{vmatrix}}{\begin{vmatrix} r_e + R_E & -R_E \\ r_e & r_e \end{vmatrix}} = \frac{V_{in}(r_e + R_E) - V_{in}r_e}{r_e(r_e + R_E) + r_e R_E} = \frac{V_{in}[r_e + R_E - r_e]}{r_e[r_e + 2R_E]}$$

$$= \frac{V_{in} R_E}{r_e[r_e + 2R_E]} \quad \text{--- (8)}$$

Now the parameters are

$$\text{output voltage } V_o = V_{C_2} - V_{C_1}$$

$$= R_C i_{C_2} - (-R_C i_{C_1})$$

$$R_C [i_{C_2} + i_{C_1}]$$

$$R_E [i_{e_2} + i_{e_1}]$$

$$= R_C \left[\frac{V_{in}r_e}{r_e(r_e + 2R_E)} + \frac{V_{in}(r_e + R_E)}{r_e(r_e + 2R_E)} \right]$$

$$= R_C \left[\frac{V_{in}[R_E + r_e + R_E]}{r_e(r_e + 2R_E)} \right]$$

$$V_o = R_C \left[\frac{V_{in}}{r_e} \right]$$

$$\boxed{V_o = \frac{R_c V_{in}}{r_e}}$$

Differential Voltage Gain :- $\frac{V_o}{V_i} = \frac{R_c V_{in}}{r_e}$

Avd :-

$$\boxed{\frac{V_o}{V_i} = \frac{R_c}{r_e}}$$

Differential Input Resistance :-

$$R_{in1} = \left| \frac{V_{in1}}{i_{b1}} \right| \quad V_{in2} = 0$$

$$R_{in} = \frac{V_{in}}{i_{e1}/\beta_{ac}} = \frac{V_{in} \beta_{ac}}{i_{e1}}$$

$$R_{in} = \frac{\frac{V_{in} \beta_{ac}}{r_e [r_e + r_e]}}{\frac{r_e [r_e + 2r_e]}{r_e (r_e + 2r_e)}} = \frac{\beta_{ac} r_e (r_e + 2r_e)}{r_e + 2r_e}$$

if re < re

$$R_{in} = \frac{\beta_{ac} 2r_e r_e}{r_e} = 2 \beta_{ac} r_e$$

$$\boxed{R_{in1} = 2 \beta_{ac} r_e}$$

Differential Out Resistance $| R_{o1} = R_{o2} = R_c |$


④ Single input unBalanced output

The properties of single input unBalanced output is same as single input balanced output. The DC analysis of this configuration is

$$I_{CQ} = \frac{V_{CC} - V_{BE}}{2R_E + R_{in}/\beta_{ac}}$$

$$V_{CEQ} = V_{CC} + V_{BE} - I_{CQ} R_L$$

(B)



$$V_o = R_c i_e$$

$$V_o = R_c \left[\frac{V_{in} (reflected)}{r_e (1 + 2R_e)} \right]$$

$$V_o = R_c \left[\frac{V_{in} r_e}{r_e + 2R_e} \right] \quad r_e \ll R_e$$


+ $r_e \ll 2R_e$

$$V_o = \frac{R_c}{2r_e} V_{in}$$


$$\left[\frac{V_o}{V_{in}} = \frac{R_c}{2r_e} \right] \quad \text{Adj. Voltage Gain}$$

Block Diagram of Operational Amp:-

- Commercial IC op-Amp usually consists of four cascaded blocks as shown in fig. The first two stages are cascaded differential amplifiers and are designed to provide high gain and high input impedance.
- The third stage acts as a buffer as well as a level shifter. The buffer is usually an emitter follower whose input impedance is very high so that it prevents loading of the high gain stage.
- The level shifter adjusts the dc voltages, so that output voltage is zero for zero inputs.
- The adjustment of dc level is required as the gain stages are direct coupled. As it is not possible to fabricate large value of capacitor, all IC's are direct coupled usually.
- The output voltage should swing symmetrically with respect to ground. To allow such symmetrical swing, the amplifier is provided with both positive and negative supply voltages. Power supply voltages of $\pm 15V$ are common.



The main purpose of the differential amp stage is to provide high gain to the difference signal and cancel the common-mode signal. Thus, it is able to suppress any unbalanced noise which is common to both of the input terminals.



Dual - input
Balanced - output → differential
amp

Dual - input
unBalanced - op → differential
amp


Gated → follower → output
stage

Level shifter:-

There are two good reasons for using a level shifter in an op-amp. As we want an op-amp to operate down to dc, no coupling capacitor is used. Because of direct coupling, the dc level rises from stage to stage. The increase in dc level tends to shift the operating point of the next stage. This, in turn, limits the output voltage swing and may even distort the output signal. It, therefore, becomes essential that the quiescent voltage of one stage is shifted before it is applied to the next stage. Another requirement to be satisfied is that the output should have a quiescent voltage level of 0V for zero input signal.

The simplest type of a level shifter is shown in fig. It may be noted that this is basically an emitter follower. Hence the level shifter also acts as a buffer to isolate the high gain stages from the output stage. The amount of shift obtained

$V_o - V_i = -V_{BE} \approx 0.7V$
 If this shift is insufficient the output can be taken at the junction of two resistors R_1 and R_2 . The voltage shift is now increased by the drop across R_1 . However, this arrangement has the disadvantage that signal voltage also gets attenuated by $R_2/(R_1+R_2)$. This can be easily circumvented if R_2 is replaced by a current mirror as shown in shownfig



The shift in level now is


$$V_o - V_i = -(V_{BE} + I_{E1}R_1)$$

and there is no ac attenuation due to high resistance of the current source.



Another voltage source commonly used in LM741 opamp is shown in fig. It can be seen that if base current is negligible compared to the current in R_3 and R_4 , then the circuit behaves as a V_{BE} multiplier as

$$V = \frac{V_{BE}}{R_4} (R_3 + R_1) = V_{BE} \left[1 + \frac{R_3}{R_4} \right]$$

This voltage source can be used to replace R_1 in shown in fig



The function of the last stage, that is the o/p stage in an opamp (17) is to supply the load current and provide a low impedance o/p. It should also provide a large output voltage swing, ideally the total supply voltage is $V_{CC} + V_{EE}$. A simple o/p stage consists of two complementary transistors Q_1 (npn) and Q_2 (pnp) connected as emitter followers as shown in fig. It can be seen that for V_i positive, transistor Q_1 is on and supplies current to load R_L . And if V_i is negative, Q_2 is cut off and Q_1 acts as a sink to remove current from the load R_L . There is, however, a limitation in this circuit. The o/p voltage V_o remains zero until the input V_i exceeds $V_{BE}(\text{cut-in}) = 0.5\text{V}$ this is called crossover distortion. It can be eliminated by applying a bias voltage V slightly greater than $2V_{BE} = 1\text{V}$ between the two bases, so that small current flows in the transistors even in the quiescent state. The o/p stage of EA741 opamp is shown in fig



Current Mirror :- (constant current source) $-V_{BE}$
 A constant current source makes use of the fact that for a transistor in the active mode of operation, the collector current is relatively independent of the collector voltage. In the basic circuit, transistors Q_1 and Q_2 are matched as the circuit is fabricated using IC technology.

It may be noted that bases and emitter of Q_1 and Q_2 are tied together and thus have the same V_{BE} . In addition, transistor Q_1 is connected as a diode by shorting its collector to base.

The i/p current I_{ref} flows through the diode connected transistor Q_1 and thus establishes a voltage across Q_1 . This voltage in turn appears between the base and emitter of Q_2 . Since Q_2 is identical to Q_1 , the emitter current of Q_2 will be equal to emitter current of Q_1 which is approximately equal to I_{ref} .

Thus, we can say that as long as Q_2 is maintained in the active region, its collector current $I_{C2} = I_o$ will be approximately equal to I_{ref} .

Since the output current I_o is a reflection or mirror of the reference current I_{ref} , the circuit is often referred to as a current mirror.

This mirror effect is however, valid only for large values of β . To study the effect of β on the operation of the current mirror circuit, we analyze it further

Analysis


The collector current I_{C1} and I_{C2} for transistors Q_1 and Q_2 can be approximated expressed as

$$I_{C1} = \alpha f I_{ES} e^{\frac{V_{BE1}}{VT}}$$

$$I_{C2} = \alpha f I_{ES} e^{\frac{V_{BE2}}{VT}}$$

These two equation may write

$$\frac{I_{C2}}{I_{C1}} = e^{\frac{(V_{BE2} - V_{BE1})}{VT}}$$



$$V_{BE1} = V_{BE2}$$

$$I_{C2} = I_{C1} = I_c = I_0$$

Also since both the transistors are identical $\beta_1 = \beta_2 = \beta$
Let at the collector of Q_1 gives

$$I_{ref} = I_{C1} + I_{B1} + I_{B2}$$

$$= I_{C1} + \frac{I_{C1}}{\beta_1} + \frac{I_{C2}}{\beta_2} = I_0 \left[1 + \frac{2}{\beta} \right]$$

I_0 may be expressed as

$$I_0 = \frac{\beta}{\beta+2} I_{ref}$$

where I_{ref} can be seen to be (from fig)

$$I_{ref} = \frac{V_{CC} - V_{BE}}{R_1} \approx \frac{V_{CC}}{R_1} \text{ (as } V_{BE} \approx 0.7V \text{)}$$

for $\beta \gg 1$, $\beta / (\beta+2)$ is almost unity and the output current I_0 is equal to the ref current, I_{ref} which for a given R_1 is

constant. Typically I_0 varies by about 3% for $50 \leq \beta \leq 200$.


It is possible to obtain current transfer ratio other than unity simply by controlling the area of the emitter-base junction of the transistor Q_2 . For example, if the area of EBJ of Q_2 is 4 times that of Q_1 , then $I_0 = 4 I_{ref}$

The off resistance of the current source is the off resistance R_0 of Q_2 .

$$R_0 = R_{O2} = \frac{V_A}{I_0} \approx \frac{V_A}{I_{ref}} \quad [V_A \text{ is the early voltage}]$$

The circuit however operates as a constant current source as long as Q_2 remains in the active region. From the V-A characteristics of Q_2 as shown in fig, it can be seen that for $V_{CE2} < 0.3V$, Q_2 is saturated. For $V_{CC} > 0.3V$, transistor operates in the active region and I_{C2}

is essentially constant. The slight increase in I_{C2} is due to Early effect. The 1/slope of the curve in this region gives the O/P resistance r_o of the current source. For all practical purposes, early voltage may be assumed to be infinite, so that $r_o \rightarrow \infty$ and I_{C2} is constant.




Signal Analysis of Differential Amplifier:-

- An ideal dual input, balanced o/p differential amplifier as shown in fig. should amplify only the differential signal at the two inputs and reject the signal common to these inputs.
- As transistors Q_1 and Q_2 are a matched pair of transistors, thus any unwanted signal, such as noise (SI) hum pick up which is common to both the inputs would get rejected.
- However in a practical case transistors Q_1 and Q_2 are not equally matched and output does appear even when same voltage is applied to the two I/P terminals.
- Due to this here we have to compute the small signal differential mode gain, A_{DM} and common-mode gain A_{CM} .
- These expressions help in finding the fig of CMRR.



Differential Mode Gain, A_{DI} :

- for $V_1 = V_2$, the current ΣI_Q divides equally into the two transistors $Q_1 + Q_2$ because of the symmetry of ckt.
- However, if V_1 is now increased by an incremental voltage $V_d/2$ and V_2 is decreased by $V_d/2$.
- the common mode small signal is naturally zero.
- The collector current i_{C1} will now increase by i_c and i_{C2} will decrease by equal amount
- The sum of total currents in transistors $Q_1 + Q_2$ however remains constant as constrained by the constant current ΣI_Q . As there is no change in of current through R_E , V_E at E remains constant.
- The below fig shows the small signal equivalent of differential amplifier.



Analysis Using Hybrid- π Model

since the performance of two sides of the differential amp is identical, we need to analyze only one side of the differential amp called differential half circuit. The fig shows the single stage CE transistor amp fed by a small signal voltage $V_{d/2}$ and its a.c equivalent circuit using Hybrid- π model.



The Gain at V_{o1} is

$$V_{o1} = -g_m R_C V_\pi$$

$$\frac{V_{o1}}{V_\pi} = -g_m R_C \quad \therefore V_{d/2} \approx V_\pi$$

$$\frac{V_{o1}}{V_{d/2}} = -g_m R_C \rightarrow \boxed{\frac{V_{o1}}{V_d} = -\frac{1}{2} g_m R_C}$$

$$\text{Hence } \frac{V_{o2}}{V_{d/2}} = -g_m R_C \rightarrow \boxed{\frac{V_{o2}}{V_d} = +\frac{1}{2} g_m R_C}$$

The output voltage signal of a differential amplifier can be taken either differentially (a) single-ended. If the o/p is taken differentially then, the differential-mode gain, A_{DM} is given by

$$A_{DM} = \frac{V_{o1} - V_{o2}}{V_d} = -g_m R_C \quad (\text{Differential Mode})$$

On the other hand, if o/p is single-ended, then the differential mode gain A_{DM} is given by

$$\begin{aligned} A_{DM} &= \frac{V_{o1}}{V_d} = -\frac{1}{2} g_m R_C \\ &= \frac{V_{o2}}{V_d} = \frac{1}{2} g_m R_C. \end{aligned}$$


In the above analysis, we have not included the o/p ~~transistor~~.

Characteristics of Op-AmpOperational Amplifier:-

An operational amplifier is a direct-coupled high gain amplifier usually consisting of one or more different amplifiers and usually followed by a level translator and an output stage is generally a push-pull or push-pull complementary-symmetry pair. An operational amplifier is available as a single integrated circuit package.

The Operational amp is a versatile device that can be used to amplify dc as well as ac input signals and was originally designed for performing mathematical operations such as addition, subtraction, multiplication, and integration.

Thus the name operational amplifier stems from its original use for these mathematical operations and is abbreviated to op-amp. With the addition of suitable external feedback components, the modern day opamp can be used for a variety of applications, such as ac and dc signal amplification, active filters, oscillators, comparators, regulators and others.

Types of Integrated Circuits:-

Integrated circuits may be classified as either

Monolithic
Hybrid

Most linear ICs are produced by the monolithic process in that all transistors and passive elements are fabricated on a single piece of semiconductor material, usually silicon.


Monolithic is a Greek-based word meaning one stone.

In Monolithic ICs all components are formed simultaneously by a diffusion process. Then a metallization process is used in interconnecting these components to form the desired circuit. Electrical isolation between the components in monolithic ICs can be achieved by any one of three isolation techniques:- dielectric, beam-lead (or) PN Junction.

In Hybrid ICs, passive components and the interconnections between them are formed on an insulating substrate. The substrate is used as a chassis for the integrated components. Active components such as transistors, and diodes, as well as monolithic integrated circuits are then connected to form a complete circuit. For this reason, low volume production methods are best suited to hybrid IC technology.

Classification :-

- Digital ICs
- Linear ICs



Fabrication of typical circuit:-

They are many steps utilized to converting the circuit into

Integrated IC.

- 1 Silicon wafer (substrate) preparation
- 2 Epitaxial growth
- 3 Oxidation
- 4 Photolithography
- 5 Diffusion
- 6 Ion implantation
- 7 Isolation techniques
- 8 Metallization
- 9 Assembly processing and packaging.

(3)

Packages of IC :- There are three popular packages available:-

- 1 The metal can (TO) package
- 2 The dual-in-line package (DIP)
- 3 The flat package (a) flat pack

Op-amp packages may contain single, two/dual or four (quad) op-amps.

Typical package have 8 terminals, 10 terminals and 14 terminals. The widely used a very popular type, for op-amp 2N3904 is a single op-amp and is available as an 8-pin can, an 8-pin DIP, a 10-pin flat package (a) a 14-pin DIP. The 2N3906 is a dual 2N3904 and comes in either a 16-pin can (a) a 16-pin package.

Op-amp terminals:- Op-amp have five basic terminals, i.e. two input terminals, one output terminal and power supply terminals. The significance of other terminals varies with the type of op-amp.

Ref. the following figs (a), Top view of a metal can package.

It has 8 pins with no 8 identified by a tab. other pins are numbered clockwise from pin 8, beginning with pin 1.

Pin 2 is called the inverting input terminal and pin 3 is non-inverting i/p terminal.

PIN 6 is output terminal and PIN 7 & 8 are power supply terminals labeled as V⁺ and V⁻ respectively. Terminals 1 and 5 are used for dc off set. The pin marked NC indicates No Connection.

In the case of Dip package of 741 as shown in fig b & c.



The top pin on the left of the notch denotes pin 1.

The other case is flatpack as shown in fig (d)




10-5 style package
with straight leads


Dual in-line plastic package



(a) 8-pin Metal Can





(b) 8-pin Mini Dip




Dual in-line
welded seal
ceramic
package

Ceramic flat package



(c) 10pin dual in-line Package




(d) 10 pin flat pack

No inner

of supply connections. -


The V^+ and V^- power supply terminals are connected to two dc voltage sources. The V^+ pin is connected to the positive terminal of one source and the V^- pin is connected to the negative terminal of the other source as illustrated. Where the two sources are 15V batteries each. These are typical values, but in general, the power supply voltage may range from about +5V to +22V. The common terminal of the V^+ and V^- sources is connected to a ref point or ground. Some op-amp have a ground terminal but most don't. The ground is simply a convenient point on the circuit bread-board to which the op-amp is connected through the power supplies. The equivalent representation is shown fig.



The common point of the two supplies must be grounded, otherwise twice the supply voltage will get applied and it may damage the op-amp instead of using two power supplies.

One can use a single power supply to obtain V^+ and V^- as shown in figs. The resistor R should be $> 10k\Omega$, so that it does not draw and more current from the supply V_S . The capacitors provide decoupling of the power supply source in value form 0.01 and 100fF.

In fig (d) Zener diodes are used to give symmetrical supply voltages. The value of the resistor R_S is chosen



such that supplies sufficient current for the Zener diodes to operate in the Avalanche mode. In fig (e) Potentiometer is used to get equal values of V^+ and V^- . Diode D₁ and D₂ protect the IC if the +ve and -ve leads of the supply voltage V_S are accidentally reversed. The diode can also be connected in shown in fig.

The ideal operational Amplifier:- and Practice Specifications :-

The schematic symbol of an opamp is shown in fig. It has two input terminals and one output terminal. Other terminals have not been shown for simplicity. The - and + symbols at the input refer to inverting and non-inverting input terminals respectively. i.e. if $V_1=0$, output V_O is 180° out of phase with input signal V_2 . And, if $V_2=0$, output V_O will be in phase with the input signal applied at V_1 . This opamp is said to be ideal if it has the following characteristics:



$$\text{open loop voltage gain} = A_{OL} = \infty$$

$$\text{Input impedance } R_i = \infty$$

$$\text{Output impedance } R_o = 0$$

$$\text{Bandwidth } BW = \infty$$

zero offset i.e. $V_O=0$ when $V_1=V_2=0$



The above properties can never be realized in practice. However the use of such an 'ideal op-amp' model simplifies the mathematics involved in op-amp circuits. There are practical op-amps that can be

to approximate some of these characteristics.

A physical op-amp is not an ideal one. So the equivalent cik of an op-amp may be shown in fig. where $A_{OL} \neq \infty$, $R_i \neq \infty$; and $R_o \neq 0$. Note that $A_{OL} V_d$ is an equivalent Thévenin voltage source and R_o is the Thévenin equivalent resistance looking back into the output terminal of an op-amp. The equivalent cik is useful in analyzing the basic operating principles of Op-amp. For the circuit is shown, the output voltage is

$$V_o = A_{OL} V_d \\ = A_{OL} (V_1 - V_2)$$

The equations shows that the op-amp amplifies the difference between the two input voltages.

open loop op-amp configurations:-

In the case of amp the term (op-amp) open loop indicates that no connection, either direct (81) via another network, exists between the o/p and i/p terminals. i.e. the o/p sig is not fed back in any form as part of the i/p sig and the loop that would have been formed with feedback is open. There are 3 configurations

1. Differential Amp

2. Inverting Amp

3. Non Inverting Amp


These configurations are classed according to the no. of i/p used and the terminal to which the i/p is applied when a single i/p is used.

Differential Amp:-

$$V_o = A(V_{in1} - V_{in2})$$

fig shows the open-loop diffamp

in when i/p signals V_{in1} & V_{in2} are applied to +ve and -ve i/p terminals. the opamp amplifies the diff b/w the two i/p sigs, this configuration is called diff amp.



Feed back in Ideal opamp:-

The utility of an opamp can be greatly increased by providing negative feedback. The output in this case is not driven into saturation and the circuit behaves in a linear manner.


Two important negative feedback circuits used to understand the operation of these circuits, we make two realistic simplifying assumption like 1) The current drawn by either of i/p terminals is negligible.

- 2) The differential input voltage V_d between Non-Inverting and Inverting i/p terminals is essentially zero.

2. The Inverting Amp:-

This is most widely used of all the op-amp circuits. The circuit is shown in fig. The output voltage V_o is fed back to the Inverting i/p terminal.

through the $R_f - R_1$ network where R_f is the feedback resistor. Input sig V_i is applied to the Inverting i/p terminal through R_1 and Non-inverting i/p terminal of opamp is grounded.



Analysis: For simplicity, assume an ideal opamp as $V_d = 0$, node 'a' is at ground potential and the current I_1 through R_1 is

$$I_1 = \frac{V_i}{R_1}$$

$$V_o = -I_1 R_f = -V_i \frac{R_f}{R_1}$$

Hence the gain of Inverting amp $A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_1}$

alternatively, the nodal equation at the node 'a' in fig is

$$\frac{V_a - V_i}{R_1} + \frac{V_a - V_o}{R_f} = 0$$

where V_a is the voltage at node 'a'. Since node 'a' is at virtual ground, $V_a = 0$

$$\therefore [A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_i}]$$

(9)

The -ve sign indicates a phase shift of 180° b/w V_i and V_o .
Also since inverting input terminal is at virtual ground, the effective i/p impedance is R_i . The value of R_i should be kept fairly large to avoid loading effect.

Practical Inverting Amplifier:-


for a practical opamp, the expression for the closed loop voltage gain should be calculated using the low frequency model. the Equivalent circuit of a Practical Inverting amp is shown in fig.

It can be simplified by


replacing the signal source V_i and resistor R_i by Thevenin's

Equivalent as shown in fig.

which is analysed to calculate the exact expression for closed loop gain, A_{CL} and i/p impedance R_{if} .




(a)



(b)

The input impedance R_i of an opamp is usually much greater than R_i , so one may assume

$$V_{eq} \approx V_i \text{ and } R_g \approx R_i$$



Dof (c)

$$\text{From o/p loop } V_0 = iR_o + A_{CL}V_d \quad \text{--- (1)}$$

$$\text{for fig(b)} \quad V_d + iR_f + V_0 = 0 \quad \text{--- (2)}$$

Putting V_d value in Eqn (1)

$$V_0(1 + A_{CL}) = i(R_o - A_{CL}R_f) \quad \text{--- (3)}$$

Also the KVL loop equation is

$$V_i = i(R_f + R_o) + V_o \quad \text{--- (4)}$$

Putting the value of i by (3) ϵ_L in (4)

$$i = \frac{V_o(1+A_{OL})}{R_o - A_{OL}R_f}$$

$$V_i = \frac{V_o(1+A_{OL})}{R_o - A_{OL}R_f} (R_f + R_o) + V_o$$

$$A_{CL} = \frac{V_o}{V_i} = \frac{R_o - A_{OL}R_f}{R_o + R_f + R_f(1+A_{OL})} \quad \text{--- (5)}$$

It can be seen from eqn (5) that if $A_{OL} \gg 1$ and $A_{OL}R_f \gg R_o + R_f$.

and neglect

$$\boxed{A_{CL} \approx -\frac{R_f}{R_o}}$$

Input Resistance R_{if}

From fig b) $R_{if} = \frac{V_d}{i}$

Writing loop equation and solving for R_{if}

$$V_d + i(R_f + R_o) + A_{OL}V_d = 0$$

$$V_d[1 + A_{OL}] + i(R_f + R_o)$$

$$\frac{V_d}{i} = -\frac{R_f + R_o}{1 + A_{OL}}$$

$$\boxed{R_{if} = \frac{R_f + R_o}{1 + A_{OL}}}$$

Output Resistance R_{of} :- output impedance R_{of} (without R_C) is calculated from the open circuit output voltage V_{oc} and short ckt i_s . Now the circuit from C is $i_A = \frac{V_i - 0}{R_o + R_f}$

(11)

$$i_B = \frac{A_{OL} V_d}{R_o}$$

$$V_d = -i_A R_f$$

$$i_B = \frac{-A_{OL} i_A R_f}{R_o}$$

Sol $i_{SC} = i_A + i_B$ we obtain $V_i \frac{(R_o + A_{OL} R_f)}{R_o (R_i + R_f)}$

$$R_{OF} = \frac{V_{OC}}{i_{SC}}$$

$$\text{and } A_{OL} = \frac{V_{OC}}{V_i}$$

$$\therefore R_{OF} = \frac{A_{OL} V_i}{V_i \left[R_o - A_{OL} R_f / R_o (R_i + R_f) \right]}$$

Putting A_{OL} $R_{OF} = \frac{R_o (R_i + R_f)}{R_o + R_f + R_i (1 + A_{OL})}$

It may be seen that numerator consists of a term $R_o / (R_i + R_f)$

and is therefore smaller than R_o .

(3) The Non-Inverting Amplifier:-


If a signal (ac or dc) is applied to the Non-Inverting input terminal and feedback is given as shown in fig. the ckt

amplifies without inverting the input signal.

Such a circuit is called Non-Inverting Amplifier.

It may be noted as that is also a negative feedback system as o/p is being fed back to the Inverting input terminal.

As the differential voltage V_d at the o/p terminal of op-amp is zero, the voltage at node 'a' in fig. is V_i , same as the input voltage V_{in} . Now R_f and R_i forms



a potential divider. Hence

$$V_i = \frac{V_o}{R_f + R_i} R_i$$

as no current flows into the op-amp

$$\frac{V_o}{V_i} = \frac{R_f + R_i}{R_i} = 1 + \frac{R_f}{R_i}$$

thus, for non-inverting amplifier the voltage gain

$$A_{CL} = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_i}$$

The gain can be adjusted to unity or more, by proper selection of resistors R_f and R_i . Compared to the inverting amp. the I/P resistance of the Non-inverting amp. is extremely large ($=\infty$) the op-amp draws negligible current from the signal source.

Practical Non-Inverting Amp:-

The analysis of non-inverting amp. can be performed by using the equivalent circuit shown in fig. writing KCL at the input node

similar at output node, KCL gives
at the input node,

$$(V_i - V_d) Y_1 + V_d Y_i + (V_i - V_d - V_o) Y_f = 0$$

$$-(Y_1 + Y_i + Y_f) V_d + (Y_1 + Y_f) V_i = Y_f V_o$$

Similarly at o/p node KCL gives


$$(V_i - V_d - V_o) Y_f + (A_{OL} V_d - V_o) Y_o = 0$$

$$-Y_f A_{OL} Y_o V_d + Y_f V_i = (Y_f + Y_o) V_o$$

Now solving for V_o/V_i we get

$$A_{CL} = \frac{V_o}{V_i} = \frac{A_{OL} Y_o (Y_i + Y_f) + Y_f Y_i}{(A_{OL} + 1) Y_o Y_f + (Y_i + Y_o)(Y_f + Y_o)}$$

If $A_{OL} \rightarrow \infty$ reduce to $A_{CL} \approx \frac{A_{OL} Y_o (Y_f + Y_f)}{A_{OL} Y_o Y_f}$



$$A_{cl} = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_1}$$


$$\boxed{A_{cl} = 1 + \frac{R_f}{R_1}}$$

(12)

DC Characteristics of an Op-amp:-

An ideal op-amp draws no current from the source and its response is also independent of the temperature. But real op-amp does not work this way. Current is taken from the source into the op-amp pins. Also the two inputs respond differently to current and voltage due to mismatch in transistors. A real op-amp also shifts its operation with temp. These non-ideal dc characteristics add error components to the dc o/p voltage. So that the DC characteristics are (1) Input Bias Current
 (2) Input Offset Current
 (3) Input Offset Voltage
 (4) Total Offset Voltage
 (5) Thermal drift.

(1) Input Bias Current :- Σ_B is the average value of the base currents entering into the terminals of an op-amp.



$$\Sigma_B = \frac{\Sigma_B^+ + \Sigma_B^-}{2}$$

for an op-amp $\Sigma_B \approx 500\text{nA}$.

Consider the basic inverting amplifier if $V_i = 0$, the output voltage V_o should be zero. Instead of we find that the output voltage is offered by



$$V_o = (\Sigma_B) R_f \text{ if } R_f = 1\text{M}\Omega$$

$$V_o = 500\text{nA} \times 1\text{M} \approx 500\text{mV}$$

To compensate this by the compensation resistor added between the non-inverting terminal

$$V_{+} = V_2 - V_o = 0$$

for selecting proper value of



R_{comp} V_2 can be cancelled with $V_1 + V_0$ will be zero
The value of R_{comp} is $V_1 = I_B^+ R_{comp}$

$$I_B^+ = \frac{V_1}{R_{comp}}$$

Input voltage at node 'a' is at voltage ($-V_1$) because of the
at non-inverting input terminal is ($-V_1$)

$$V_i^* = 0$$

$$I_1 = \frac{V_1}{R_1}$$

for compensation V_0 is 0 at $V_i = 0$ then $V_1 = V_2$

$$I_2 = \frac{V_1}{R_f}$$

$$\text{KCL} \quad I_B^- = I_2 + I_1 = \frac{V_1}{R_1} + \frac{V_2}{R_f} \quad V_1 \left[\frac{R_1 + R_f}{R_1 R_f} \right]$$

$$I_B^- = I_B^+ \text{ the } \frac{V_1}{R_{comp}}$$

$$R_{comp} = R_1 / R_f$$

Input offset current :- Bias Current will work with logic of both
bias current are equal. if the input transistors cannot be made identical,
there will be a difference between the I_B^+ & I_B^- . so it is called Input
offset current $|I_{os}| = I_B^+ - I_B^- \approx 200\text{nA}$

$$V_1 = R_{comp} I_{B1} \quad V_1 = I_B^+ R_{comp}$$


$$V_2 = R_f I_{B2} \quad I_2 = (I_B^- - I_1)$$

$$V_0 = -R_f I_{B2} \quad (I_B^- - I_B^+ \frac{R_{comp}}{R_1})$$

$$V_{0B1} = V_1 \left[1 + \frac{R_f}{R_1} \right] \quad V_0 = R_f I_{B2} = V_1 \left[1 + \frac{R_f}{R_1} \right] \cdot \frac{R_f}{R_1} (I_B^- - I_B^+ \frac{R_{comp}}{R_1})$$

$$V_{0B1} = R_{comp} I_{B1} \left[1 + \frac{R_f}{R_1} \right] = \frac{R_f}{R_1} I_{B1} \left[1 + \frac{R_f}{R_1} \right] = R_f I_{B1}$$

$$= \frac{R_f}{R_1} I_{RF} I_{B1} \frac{R_{comp}}{R_1} = R_f I_{B1} \quad V_0 = R_f (I_B^- - I_B^+ \frac{R_{comp}}{R_1})$$



$$V_0 I_{B_1} = R_f I_{B_1}$$

$$V_0 I_{B_1} + V_0 I_{B_2} = R_f I_{B_1} - R_f I_{B_2}$$

$$= R_f [I_{B_1} - I_{B_2}]$$

$V_0 I_{io} = R_f I_{io}$

(15)

$I_B \approx R_f [I_{B_1}]$
 $V_0 \approx 800 \text{ mV}$
 $R_f \ll \text{small}$
 $R_1 \gg R_f$

Input offset voltage :- It is an amount of i/p voltage that would be applied between two input signal in order to force the o/p V is 0. Let us denote the o/p offset voltage due to i/p offset voltage V_{io} as V_{io} . This is caused by mismatching between two input terminals. Even though all components are integrated on the same chip, it is not possible to have two transistors in the i/p difference comp stage with exactly the same characteristic ie β 's are not same.

If v_i is set to 0, the circuits of inverting and Non-Inverting will be same. So that the voltage V_2 at the -ve terminal is

$$V_2 = \frac{R_f}{R_1 + R_f} V_0 ; \quad V_0 = \frac{R_1 + R_f}{R_1} V_2$$


$$V_0 = \left[1 + \frac{R_f}{R_1} \right] V_2$$

$$V_{io} = [v_i - V_2] = v_i - 0$$

$$V_{ios} = |V_2|$$


$$V_{ios} = V_2$$

so that $V_0 = \left[1 + \frac{R_f}{R_1} \right] V_{ios}$ for closed loop config. To reduce V_0 to zero, we need a ckt at positive i/p terminals of the op-amp that will give us the flexibility of obtaining



Vio of proper amp and floty. Such a circuit is called Compensating Network.

off set Voltage Compensating Network.



The Compensation Network consists of Potentiometer 'a' of resistor $R_b + R_c$ if we are planning to make Inverting

amplifier, The Compensation Network should be Connected to the Non-Inverting terminal and Pot R_a, R_b have $+V_{CC}$ & $-V_{CC}$, the voltage across R_c is voltage at inverting terminal V_2 . By adjusting R_a , Pot, V_2 can be made to equal to V_1 . ie V_{IO} is zero which forces V_{OO} is also zero.

Total off set voltage:- we know that in the Circuit like Inverting feedback amplifier, the output offset voltage V_{OO} caused by V_{IO} could be either +ve or -ve w.r.t to ground. Similarly the output offset voltage caused by I_{IB} could be either +ve or -ve. so that the total (diff) offset voltage is

$$\begin{aligned} V_{OOT} &= V_{OO} + V_{IO} I_B \\ &= \left(1 + \frac{R_f}{R_i}\right) V_{IO} + (R_f) I_B \\ &= \left(1 + \frac{R_f}{R_i}\right) V_{IO} + R_f I_{IO} \end{aligned}$$

Thermal drift:- The parameters V_{IO}, I_B, I_{IO} are constant for a given op-amp. However in practice the values of V_{IO}, I_B, I_{IO} vary with change in temp, power supply, time.

The average rate of change of i/p offset voltage per unit change in temperature is called Thermal drift by $\frac{\Delta V_{IO}}{\Delta T} / \mu V/\text{c} \rightarrow 15^\circ \mu V/\text{c}$

$$\frac{\Delta V_{IO}}{\Delta T} \text{ PA}/\text{C} ; \frac{\Delta V_B}{\Delta T} \text{ PA}/\text{C} \rightarrow 800 \text{ PA}/\text{C}$$


PSRR:- The change in op-amp input offset voltage caused by variation in supply voltage is generally specified by a variety of terms power supply rejection ratio; input offset sensitivity, supply voltage rejection ratio.

Common Mode Rejection Ratio:- It is a ratio of Common Mode Gain to Differential Mode Gain. CMRR = $\frac{A_{CM}}{A_{DM}}$

Ac Characteristics:- The Ac characteristics of op-amp is 1) frequency response
2) slew rate.

(1) Frequency Response:- Ideally, an op-amp should have an infinite bandwidth. This means that, if its open-loop gain is 90db. with dc signal its gain should remain the same 90db through audio and on to high radio freq's. The practical op-amp gain, however, decrease at higher frequencies.

The reason for the gain of the op-amp to roll-off a certain frequency is, there must be a capacitive component in the equivalent circuit of op-amp. This capacitance is due to the physical characteristics of device used in the internal construction of an op-amp. For an op-amp with only one break frequency, all the capacitive effects can be represented by a single capacitor C as shown in fig. Consider that the low freq model of op-amp with a capacitor C at the op. There is one pole due to R_C and -20db/decade roll-off comes into effect.



The openloop voltage Gain of an op-amp with only one corner freq is obtained from the fig.

$$V_o = \frac{-j\omega C}{R_o + j\omega C} A_{OL} V_d$$

$$A = \frac{V_o}{V_d} = \frac{A_{OL}}{1 + j\omega f R_o C}$$

$$A = \frac{A_{OL}}{1 + j(f/f_1)} \quad \therefore f_1 = \frac{1}{2\pi R_o C}$$


The Magnitude and phase of the sig is

$$|A| = \frac{A_{OL}}{\sqrt{1 + (f/f_1)^2}} ; \phi = -\tan^{-1}(f/f_1)$$


The magnitude and phase characteristics from the equations it can be seen that (i) for freq $f < f_1$, the magnitude of the Gain is 20log A_{OL} in db.

(ii) for $f \approx f_1$, the Gain is 3db down from the dc value of A_{OL}
Now the freq called as corner frequency.

(iii) for $f > f_1$, the Gain rolls off at the rate of -20db/decade.



Magnitude characteristics




phase characteristics

And further from the phase characteristics that the phase angle is zero at frequency $f=0$, At corner freq f_1 the phase is -45°

and at finite frequency the phase angle is -90° . (19)

A practical op-amp, however no of stages produces a capacitive component. Thus due to a number of R_C pole pairs, there will be a no of different break frequencies. Then the transfer function of an op-amp with 3 break frequencies can be assumed as

$$A = \frac{A_{OL}}{(1+j\omega/f_1)(1+j\omega/f_2)(1+j\omega/f_3)} \quad \because 0 < f_1 < f_2 < f_3$$



Q) ~~Op-amp~~

→ The rise time of an op-amp is defined as the time the o/p take to change from 10 to 90% of the final value for a step i/p if it is given by $0.35/BW$.

→ for ideal response time should be zero and BW should be infinite.

→ Rise time is usually specified for small signals, usually when the peak o/p voltage is less than $\leq 1V$.

→ For large signals op-amp's speed is limited by slew rate.

→ Manufacturers specify slew rate that gives the circuit designed a

good idea of how quickly a given op-amp responds to changes of i/p voltage.

→ Usually op-amps with wide bandwidth will have higher slew rate.

→ The slew rate is defined as the max rate of change of output voltage caused by a step i/p voltage and is usually specified in V/μs.

→ For example, a 1V/μs slew rate means that the o/p rises or falls by 1V in one μs.

→ An ideal slew rate is infinite which means o/p of op-amps change instantaneously in response to i/p step voltage.

→ But as per the data sheet the range of slew rate is 0.1V/μs to 1000V/μs

→ The slew rate improves with higher closed loop and dc supply.

→ It can also be a function of temp and generally decrease with an increase in temp.

Derivation
There is usually a capacitor within (or) outside an op-amp to prevent oscillation. It prevents the o/p voltage from responding immediately to a fast changing i/p.

The rate at which the voltage across the capacitor V_c increase is given by

$$\frac{dV_c}{dt} = \frac{I}{C}$$

Here I is maximum current given by op-amp to the capacitor C . This means that obtaining faster slew rate, op-amps have either small current (or) higher current compensating capacitor.

$$SR = \frac{dV_o}{dt} \Big|_{Max} = \frac{I_{Max}}{C} = \frac{15.4A}{30\text{pF}} = 0.5\text{V}/\mu\text{s.}$$

Slew rate limits the response speed of all large signals waveshapes. For a sinewave i/p the effect of slewrate limiting can be calculated as follows.


Consider a voltage follower shown in fig, the i/p is large amp, High freq sine wave if $V_s = V_0 \sin \omega t$

then $V_o = V_m \sin \omega t$

(21)

The rate of change of the O/P is given by

$$\frac{dV_o}{dt} = V_m \omega \cos \omega t$$



For the maximum rate of change of O/P occurs when $\cos \omega t = 1$

i.e $SR = \left. \frac{dV_o}{dt} \right|_{\text{max}} = \omega V_m$

$\therefore \text{SlowRate} = 2\pi f V_m \text{ v/s.}$

$$SR = \frac{2\pi f V_m}{10^6} \text{ v/ms}$$

$f = \text{I/P freq}$

$V_m = \text{peak O/P amp}$

If this value of SR is $<$ than SR of the op-amp, then O/P will be undistorted. If frequency (f) amplitude of I/P sig. is increased by (exceed) slowrate, O/P is distorted.


$$\text{Thus the max I/P frequency is } f_{\text{max}} = \frac{\text{SlowRate}}{6.28 \times V_m} \times 10^6.$$

(21)

then $V_o = V_m \sin \omega t$

The rate of change of the o/p is given by

$$\frac{dV_o}{dt} = V_m \omega \cos \omega t$$



for the maximum rate of change of o/p occurs when $\cos \omega t = 1$

i.e $SR = \left. \frac{dV_o}{dt} \right|_{\text{Max}} = \omega V_m$

∴ Slew rate = $2\pi f V_m \text{ V/s}$.

$$SR = \frac{2\pi f V_m}{10^6} \text{ V/μs}$$

$f = \text{c/p freq}$
 $V_m = \text{peak o/p amp}$

If this value of SR is $<$ than SR of the op-amp, then o/p will be undistorted. If frequency (or) amplitude of i/p sig. is increased by (exceed) slewrate, o/p is distorted.

Thus the max i/p frequency is $f_{max} = \frac{\text{SlewRate}}{6.28 \times V_m} \times 10^6$.

Frequency Compensation Techniques

There are two types of Compensation techniques

(1) External Compensation

(2) Internal Compensation.

External Compensation:- Some Types of Op-Amp are made to be used with externally connected Compensation Components Specially if they are to be used for relatively low closed loop Gain. The Compensating networks alters the open-loop Gain, so that the roll-off is -20db/dec over a wide range frequency.

The Common Methods are (1) Dominant-pole Compensation.
(2) Pole-Zero Compensation.

Dominant pole Compensation:-

Suppose 'A' is the uncompensated transfer-function of Op-Amp in open-loop $V_i \rightarrow A \rightarrow V_o$. Introduce a Dominant pole by $f_d = 1/2\pi R_c C$ condition. adding RG Network in series with Op-Amp. (8) by connecting 'c' from a suitable high resistance point to ground. The Compensation transfer function $A' = \frac{V_o}{V_i}$

$$= A \cdot \frac{-j/\omega_c}{R - j/\omega_c} = \frac{A}{1 + j\frac{\omega}{f_d}} \quad \because f_d = \frac{1}{2\pi R_c C}$$

$$A' = \frac{A \omega_L}{(1 + j\frac{\omega}{f_d})(1 + j\frac{\omega}{f_1})(1 + j\frac{\omega}{f_2})(1 + j\frac{\omega}{f_3})}$$


where $f_d < f_1 < f_2 < f_3$.

The Capacitance C is chosen so that the modified loop gain drops to 0db with a slope of -20db/decade at the freq where the pole f_d of uncompensated transfer fun A passes through 0db at the pole f_1

of the uncompensated A.

→ The freq can be found graphically by having A pass through 0 db at freq f_1 with a slope of -20 db/dec as shown in fig.

→ one dis-advantage of this compensating technique. It reduces the open-loop Bandwidth drastically. But the Noise immunity of the system is proved since the Noise frequency components outside the B.W is eliminated.




Pole-Zero Compensation:- Here the uncompensated transfer function A is altered by adding both pole and a zero as shown in fig. The zero should be at higher frequency than pole. The transfer function of Compensating Network alone is

$$\frac{V_0}{V_2} = \frac{Z_2}{Z_1 + Z_2}$$

$$= \frac{R_2}{R_1 + R_2} \frac{1 + j/f_1}{1 + j/f_0}$$

$$\text{where } Z_1 = R_1, \text{ } j Z_2 = R_2 + \frac{1}{j\omega C_2}, \text{ } f_1 = \frac{1}{2\pi R_2 C_2}$$

$$f_0 = \frac{1}{2\pi(R_1 + R_2)C_2}$$



The Compensating Network is designed to produce a zero at the first freq (corner) of the uncompensated transfer function A. This zero will cancel the effect of the pole at f_1 .

$$A' = \frac{V_0}{V_i} = \frac{V_0}{V_2} \cdot \frac{V_2}{V_i}$$


$$= A \cdot \frac{R_2}{R_1 + R_2} \frac{1 + j/f_1}{1 + j/f_0} = \frac{A_0 L}{(1 + j/f_1)(1 + j/f_2)(1 + j/f_3)}$$

$$\frac{R_2}{R_1 + R_2} \frac{1 + j/f_1}{1 + j/f_0}$$

$$= \frac{A_{OL}}{(1+jf/f_0)(1+j/f_1)(1+j/f_2)(1+j/f_3)} \quad 0 < f_0 < f_1 < f_2 < f_3$$

$$\text{if } R_2 \ll R_1; \quad \frac{R_2}{R_1 + R_2} = 1.$$

→ consider again the freq response of the uncompensated op-amp 3 poles are at freq's $f_1 + f_2 + f_3$. Now select R_2, C_2 so that the zero of the compensating N.W equal to the pole at freq f_1 . If there had been no pole added by the compensating Network, the response would have to flat of the dotted curve.




- However, because of the predominance of the pole of the Compensating network at f_0 the rate of closure will be -20db/decade .
- the pole at f_0 should be selected so that -20db/decade fall should meet the 0db line at f_2 which is 2nd pole. A.

→ A combination of dominant pole and pole zero compensation technique is shown in fig.

→ The dominant pole is selected so that the compensation transfer function goes through 0db at the first pole of the uncompensated system.

→ In a pole-zero compensation, the zero is chosen at f_1 and pole is selected so that the modified transfer function goes through 0db at 2nd pole f_2 of uncompensated transfer function.

→ The improvement of Bandwidth is clearly shown in fig, and it is given by $(f_2 - f_1)$



Internal Compensated Op-Amp:-

(26)

- Some times the relatively broad bandwidth of the uncompensated op-amp is not needed.
- For example, in the instrumentation ckt, the op-amp require to amplify relatively slow changing signals and therefore it does not require good high freq response.
- In this and similar applications, internally compensated op-amp can be used. They are sometimes called compensated op-amp.
- For op-amp 741 is compensated and has an open-loop gain vs freq response.
- The op-amp 741 contains a capacitance C_1 of 20pF , that internally shunts off DC current and thus reduces the available OLP slg at high freq's.
- This internal capacitance, which is an internal compensating component, causes the open-loop gain to roll-off at -20db/decade rate and thus assures for a stable ckt.
- The 741 op-amp has a 1MHz gain-bandwidth product.
- This means that the product of co-ordinates gain and freq of any point on the open-loop gain vs freq curve is about 1MHz.
- If full op-amp is wired for a closed loop gain of 10^4 to 80db its BW is 100Hz. as can be seen by projecting to the right from 10^4 in the curve as shown in fig.

