

Waveform Generators Using op-amps

Unit - III


The op-amps are widely used in circuits for generating various waveforms. Most of the analog & digital equipment require one or more periodic waveforms for timing, control & other functions.

- The commonly used waveform generators used in the design of op-amps are sinusoidal, square, & triangular waveforms. The application of op-amps have made the design of oscillators.
- Now, in this chapter we will see, the use of op-amp as oscillator, which are capable of generating variety of op waveforms.
- Basically, the function of an oscillator is to generate alternating current or voltage waveforms. More precisely an oscillator is a ckt, that generates a repetitive waveform of fixed amplitude & freq. without any external exc signal.
- The terms "Oscillator" & "function generator" or "waveform generator" represent the ckt's employed for generating such waveforms. Oscillators are used in radio, television, computers & communication.

Basic principle of oscillator:-

Oscillator is a type of feedback amp, in which, part of the O/P is fed back to the I/P via a feedback elekt. as shown in fig:

- If the signal fed back is of proper per-magnitude & phase the ckt produces alternating currents (or) voltages.



- Two requirements for oscillation

fig: Basic block diagram of oscillator.

- * The magnitude of the loop gain

i.e $|A_U\beta|$ should be > 1 for small signal levels
& $A_U\beta = 1$ for desired opp voltage amplitude

- * The total phase shift produced around the loop must be 0° (or) 360° .

- If the Amp: produces a phase of 180° , the feed-back elekt. must provide an additional phase shft of 180° , so that the total phase shift is 360° .

- The type of waveform generated by an oscillator depends on the Components on the ckt, & hence may be sinusoidal, square, (or) triangular.
The freq: of oscillation is determined by the components on feedback ckt.

Multivibrator :-

Multi → Many; Vibrator → Oscillate

A Ckt, which can oscillate at a no: of freq's, is called a "multivibrator". These are a group of "regenerative ckt's", that are used extensively in timing applications. Basically,

There are three types:

- Astable
- Bistable
- Monostable

→ Each of these multivibrator has two states:


* stable state :- is the state in which the device can stay permanently.

* Quasi stable state :- means temporary stable state.

Astable multivibrator :- It is also known as "free running" multivibrator. The ckt has "two quasi stable" states. i.e. no stable states. Thus, there is oscillation b/w these two states & no external signal are required to produce the change in state.

→ Astable ckt's are used to generate square waves, for ex: clock generation in digital systems.
Now let us see op-amp configured as "astable (or free running symmetrical multivibrator)"

→ In free running mode, the two states are quasi-



i.e. the ckt switches spontaneously b/w these two states. In one state, the amp. goes into " $+V_{sat}$ " & while in the other state it goes to " $-V_{sat}$ ". Thus the amp's O/P is a "Square wave".

→ The period of the square wave is determined by the "time constant - RC" & the feedback ratio established by the potential divider " $R_1 - R_2$ ".
i.e $B = (R_2 / R_1 + R_2)$


→ Now let us see the operation of the ckt, here, we are not applying any O/P, but we are getting the O/P. But we are giving the supply voltages for biasing, due to which, E/P bias currents will flow & gives O/P voltage; which is fed back to the five' E/P of op-amp.

→ Thus, the voltage at the E/P is nothing but the voltage across ' R_2 ' i.e. βV_o . i.e. $V_{out} \approx \beta V_o$. & may take values as $+B V_{sat}$ ($\beta 1$) or $-B V_{sat}$ → as shown below:

→ The O/P is also fed back to the E/P by means of low pass RC combination.

However, the E/P at the E terminal just exceeds " V_{out} ", switching takes place

& gives the square wave O/P.



$$\text{as } +V_{sat} \approx -V_{sat}$$

(3)

→ Now, let us see, the voltage across the capacitor

When the OP is at $+V_{sat}$ i.e. $V_{out} = +\beta V_{sat}$, the voltage across the OP is also at same potential. So, the capacitor charges through the resistor 'R' until it has just exceeded $+\beta V_{sat}$ i.e. "V_{ref}"

* When the voltage at -ve OP becomes just greater than "V_{ref}", the OP is driven into -Heat i.e., the capacitor begins to discharge through 'R', towards $-V_{sat}$. When the OP is " $-V_{sat}$ ", the capacitor discharges until $-\beta V_{sat}$, & again OP switches to $+V_{sat}$. & the cycle repeats itself as shown in fig.

→ Therefore, the astable multivibrator produces "square" & "sawtooth" waves.
as OP




fig. Waveform across the capacitor.

→ Now, we have to find out

the freq. of oscillation, which is from the voltage across 'Vc'

* The freq. is determined by the time, it takes the capacitor to charge from $+\beta V_{sat}$ to $-\beta V_{sat}$ (or vice versa).

So, the voltage across the capacitor as a function of time is given by,

$$U_C(t) = U_f + (U_i - U_f) e^{-t/RC}$$

where, $U_f \rightarrow$ is the final value i.e., $+V_{sat}$.

$U_i \rightarrow$ is the initial value i.e., $-\beta V_{sat}$.

$$\therefore U_C(t) = V_{sat} + (V_{sat} - U_{sat}) \cdot e^{-t/RC}$$

$$\Rightarrow V_{sat} - V_{sat}(1+\beta) e^{-t/RC}$$

→ At $t = T_1$, the voltage across the capacitor reaches $+V_{sat}$ & switching takes place.

$$\therefore U_C(T_1) = \beta V_{sat}$$

$$\frac{V_{sat} - (\beta V_{sat})}{V_{sat}(1+\beta)} \uparrow$$

$$= V_{sat} - V_{sat}(1+\beta) e^{-T_1/RC}$$

$$\frac{V_{sat}(1+\beta) e^{-T_1/RC}}{V_{sat} - V_C(T_1)} = \frac{V_{sat} - V_C(T_1)}{e^{-T_1/RC}}$$

$$e^{-T_1/RC} = \frac{V_{sat} - V_C(T_1)}{V_{sat}(1+\beta)}$$

Apply log. on both sides

$$\therefore \text{Total Time period } \Rightarrow T = 2T_1 = 2RC \ln \frac{1+\beta}{V_{sat}(1+\beta)}$$

→ If $R_1 = R_2$, then $\beta = 0.5$ &

$$T = 2RC \ln 3$$

$$\text{For } R_1 = 1.16R_2 \Rightarrow T = 2RC$$

$$\therefore f_o = \frac{1}{2RC}$$

i.e. to depends only on external components.

The O/P Swings from $+V_{sat}$ to $-V_{sat}$ So, peak to peak O/P $|U_o = 2V_{sat}|$


→ The peak-to-peak amplitude can be varied by (A) varying the power supply voltages. However, a better tech. is used i.e. by the use of "back-to-back Zener diodes". as shown in below fig:

The O/P voltage is regulated to $\pm(V_2 + V_D)$ by the zener diodes.

$$\therefore V_{O/P} = \pm(V_2 + V_D).$$

→ In this, the resistor, R_{sc} limits the current drawn from the op-amp to,

$$I_{sc} = \frac{V_{out} - V_2}{R_{sc}}$$



e.g. if op-amp range is
10Hz - 50kHz.

→ This ckt is applicable to AC applications.
At higher freq's, however, slow rate of the op-amp limits the slope of the op square wave, then the ckt should use zener diodes.

fig: Use of back-to-back zener diode

→ If an asymmetric square wave "V21 & V22" is required, then the O/P is either " V_{O1} " or " V_{O2} ", where, may be used. Then the O/P is either " V_{O1} " or " V_{O2} ", where,

$$+V_{sat}: V_{O1} = V_{21} + V_D \quad \text{where, } V_D \rightarrow \text{forward diode volt. drop} = 0.7V$$

$$-V_{sat}: V_{O2} = V_{22} + V_D.$$

$$\text{+ve duration, } T_1 = RC \ln \left(\frac{1 + \beta V_{O2}/V_{O1}}{1 - \beta} \right)$$

$$\text{-ve duration, } T_2 = RC \ln \left(\frac{1 + \beta V_{O1}/V_{O2}}{1 - \beta} \right).$$

→ An alternative method, to get asymmetric square wave off is to add a "d.c" voltage source "V" in series with " R_2 ". as shown in below fig.

→ Now, the capacitor 'C' swings b/w the voltage levels $(\beta V_{sat} + V)$ & $(-\beta V_{sat} + V)$.

→ If the voltage source 'V' is made variable, voltage to freq. conversion can be achieved, though the variation will not be ~~linear~~ linear.





fig: Asymmetric squarewave generator.

Mono stable multivibrator

Monostable multivibrator has "one stable" state & the other is "quasi stable" state. It can be made to switch to other state by applying a triggering pulse, but, it then returns to its stable state after a time interval determined by the ckt component values.

→ Now, let us see, the op-amp as, monostable multivibrator as shown in fig:



(5)

→ At the inverting I/P, the connection of diode 'D1' in parallel with the timing capacitor 'C', is used to prevent the inverting I/P of the op-amp from going positive, thus, it results monostable multivibrator.


→ The diode 'D1', clamps the capacitor voltage to 0.7V, when the O/P is at +Vsat. At the non-inverting I/P, the capacitor 'C1' & resistor 'R1', forms the differentiator which is followed by Diode 'D2'. Through which a -ve going pulse signal of magnitude ' V_i ' is applied & i.e triggering pulse the diode produces "negative" pulse to the +ve I/P terminal. Here, ' R_1 ' is assumed to be greater than ' R_2 ', so that, its loading effect may be neglected. The diode 'D2' avoids any +ve noise spike present in the trigger pulse.

Initially, let us see the analysis, for this. Now let us assume that, in the stable state, the O/P, V_o is at "+Vsat". The voltage at the I/P through potential divider $R_1 R_2$ is " $+Vsat$ ". So, the diode 'D1' conducts & the voltage across 'C1' gets clamped to +0.7V. In order for switching i.e. to go to that, we will apply a -ve trigger pulse of magnitude ' V_i ' at this terminal to the +ve I/P, so that, the effective signal, at this terminal is less than 0.7V i.e. $\beta Vsat + (-V_i) < 0.7V$. Then the O/P of the op-amp will switch from +Vsat to -Vsat. Now, the diode 'D1' is reverse biased & the capacitor since ' $Vsat$ ' is discharging exponentially to ' $-Vsat$ ' through the resistor 'R'.

→ When the O/P is $-V_{sat}$, the voltage at the P/P is $-BV_{sat}$. When the Capacitor voltage ' V_c ', becomes just slightly more than $-BV_{sat}$, the O/P of the op-amp switches back to " $+V_{sat}$ ". through ' R ' until ' V_c ' is 0.7V. as capacitor ' C ' gets clamped to the voltage. as shown in the wave forms.

→ Thus, the monostable multivibrator has one, quasi stable state and one stable state i.e it returns quasi-to-stable by applying the trigger pulse at the P/P of differentiator & Diode ' D_2 ' & the it will produce the spike which is applied to the O/P so, the voltage at the P/P is < 0.7 .

So, the O/P switches to $+V_{sat}$. & when the capacitor ' C ' discharges to $-V_{sat}$, again the O/P switches back to ' $+V_{sat}$ ' & then capacitor again charges & clamped to 0.7V. At this stage, the O/P stay permanently at " $+V_{sat}$ " until another trigger pulse is applied.



→ Now, we have to calculate the pulse-width 'T' of monostable multivibrator as, (6)

$$V_C = V_f + (V_i - V_f) e^{-t/RC}$$

Where, $V_i \rightarrow$ is the initial value, $V_C = V_D$.

$V_f \rightarrow$ is the final value of V_C forward diode voltage

$$= -V_{sat}$$

$$\therefore V_C = -V_{sat} + (V_D + V_{sat}) e^{-t/RC}$$

At time, $t = T$

$$V_C = -\beta V_{sat}$$

$$\therefore -\beta V_{sat} = -V_{sat} + (V_D + V_{sat}) e^{-T/RC}$$

$$\Rightarrow V_{sat}(1-\beta) = (V_D + V_{sat}) e^{-T/RC}$$

$$\therefore T = RC \ln \left(\frac{1 + \frac{V_D}{V_{sat}}}{1 - \beta} \right)$$

$$\text{where } \beta = \frac{R_2}{R_1 + R_2}$$

$$\text{If } V_{sat} \gg V_D, \text{ & } R_1 = R_2 \text{ so, } \beta = 0.5$$

$$\boxed{\therefore T = 0.69 RC}$$

→ For monostable operation, the trigger pulse width ' T_p ' should be much less than 'T', i.e. the pulsewidth of monostable multivibrator

- The diode 'D₂' in the ckt is used to avoid the anti-tile spikes from the differentiator.
- * The monostable multivibrator ckt is also referred to as "time delay ckt", as it generates a fast transition at a predetermined time 'T', after the application of RPP trigger.
- * It is also called a "gating ckt", as it generates a rectangular waveform at a definite time, & thus could be used to gate parts of a system.

PC 555 Timer

(7)

The Astable & monostable ckt's, so far we have seen, are so commonly required that, special-monolithic IC's, called "PC timers", have been made available. One ex:- is "PC 555 timer", which has a wide acceptance in terms of cost & versatility.


- The 555 timer is a highly stable device for generating accurate "time delay" (or) "oscillation". It was first introduced by "Signetics Corporation" as "SE/NE 555" & it is available in two packages i.e. "8-pin Circular type", "TO - 99 Can", (or) 8-pin mini-DIP, or as "14-Pin DIP". The 555 timer contains two 555 timers & is a 14-pin DIP.
- There is also available Counter timer such as "Exar's XR - 2240", which contains a "555 timer plus a programmable binary counter" in a single 16-pin package.
- A single 555 timer can provide time delay ranging from "μs" to "hrs", where as timer can have a max. timing range of days.

→ The "SE-555 timer" is designed for the operating temp: range from -55°C to $+125^{\circ}\text{C}$, while the "NE-555 timer" operates over a temp. range of 0°C to 70°C . The important features of the NE-555 timers are:

- Operation on $+5$ to $+18\text{V}$ supply voltage in both astable & monostable mode.
- Adjustable duty cycle.
- Timing from μsec to hrs.
- High current O/P
- capacity to source or sink current of 200mA .
- O/P can drive TTL & CMOS
- Temp. stability of 50 part per million (ppm) per $^{\circ}\text{C}$
change in temp: (a) 0.005% per $^{\circ}\text{C}$
- Reliable, easy to use, & low cost like a general purpose op-amp.

→ Since, it is easy to use, it used in applications, oscillator, pulse generator, ramp & square wave generator, mono-shot multivibrator, traffic light control & voltage monitor & burglar alarm.

Now let us see the pin diagram of 555 timer shown below.



→ The above pin diagram is for 8-pin DIP (8)
8-pin metal can packages. Now, let us see
the description each pin.

Pin-1: Ground. All voltages are measured
w.r.t GND.

Pin-2: Trigger: The off of the timer depends
on the amplitude of the external trigger
pulse applied to this pin.

Pin - 3: O/P: There are two ways, a load
can be connected to the O/P terminal.
Either b/w O/P & GND, (ii) b/w O/P-Supply &

* when the O/P is low, the load current passed
through the load which is connected b/w "O/P & +Vcc"
& the current passing into O/P is called "sink current".
& that load is called "normally on load".

* When the O/P is high O/P supply current to
the load connected b/w O/P & GND is called "normally off load".
& that current is called "source current".

* The max. value of source or sink current is
200mA

Pin-4 : Reset : The 555-timer is "reset" (or) disabled by applying a "low pulse" to this pin, & when the reset pin is not in use, that terminal should be connected to +Vcc to avoid any "false triggering".

Pin 5 : Control Voltage : An external voltage applied to this terminal changes the threshold as well as the "trigger voltage". When it is not used, it should be bypassed to GND with a 0.01μF Capacitor to prevent any noise disturbances.

Pin-6 : Threshold : This is the non-inverting terminal of Comparator 'G', which monitors the voltage across the External Capacitor. When the voltage at this pin is $\geq \frac{2Vcc}{3}$, the O/P of Comparator 'G' goes "high", which in turn switches the O/P of the timer low.

Pin-7 : Discharge : This pin is internally connected to the collector of Transistor 'Q₁', in functional diagram. When the O/P is high, the Q₁ is "off" & acts as open ckt. to the External Capacitor Connected b/w, Pin-7 & GND. On the other hand when O/P \rightarrow low, Q₁ \rightarrow saturated & acts as a short ckt, shorting out the External Capacitor to GND.

Pin-8 : +Vcc : The supply voltage of +5V to +18V is applied to this pin w.r.t GND.

Functional diagram of 555 timer

⑨

→ The below fig. shows the functional block diagram of 555 timer.

- There are three, 5kΩ internal resistors act as voltage divider, & providing bias.




fig. - functional diagram of 555.

- Since, these two voltages fix the necessary comparator threshold voltage, they also aid in determining the timing interval.

- It is possible to vary time electronically too, by applying a modulation voltage to the Control Voltage (IP terminal).

- In applications, where no such modulation is intended, it is recommended by the manufacturer that, a capacitor ($0.01 \mu F$) be connected b/w Control Voltage terminal (5) & GND to bypass "noise" (or "ripple") from the supply.
- In the stand by (stable) state, the O/P \overline{Q} of the Control Flip Flop FF' is "High". This makes the O/P "Low", because of power amp: which is basically an Inverter.
- A +ve going triggering pulse is applied to Pin-2 & should have its d.c level greater than the threshold level. of the lower comparator (i.e $\frac{V_{cc}}{3}$).
- At the +ve going edge of the trigger, as the trigger passes through " $\frac{V_{cc}}{3}$ ", the O/P of the lower comparator goes "High". & sets the FF. i.e $Q=1$ & $\overline{Q}=0$.
- During the +ve going edge, when the threshold voltage at pin-6 passes through $(\frac{2}{3})V_{cc}$, the O/P of upper comparator goes "High". & resets the FF i.e $Q=0$ & $\overline{Q}=1$.
- The Reset I/P (pin 4) provides a mechanism to reset the FF in a manner which ~~overrides~~ overrides the effect of any instruction coming to FF from the lower comparator. This overriding reset is effective when the reset I/P is less than about 0.4V.

→ This overriding reset is effective when the reset (10) pin is less than about 0.4V. When this reset is not used, it is returned to "Vcc".

→ The Transistor 'Q' serves as a buffer to isolate the reset pin from the "FF" & transistor 'Q'. The transistor 'Q' is driven by an internal reference voltage 'Vref' obtained from the supply voltage 'Vcc'.

Monostable operation using 555 timer :-

→ First of all let us see the IC 555 timer, connected as monostable multivibrator as shown below:

→ Next let us see the functional diagram of 555 timer as monostable in order to know the operation

→ In the standby state, the flip flop holds the transistor $Q_1 \rightarrow \text{ON}$, thus clamping the external timing capacitor 'C' to ground.

→ The O/P remains at ground potential i.e. Low. As the trigger passes through Vcc , then the FF is set i.e. $\bar{Q} = 0$. This makes the transistor $Q_1 \rightarrow \text{OFF}$; & the short ckt across the 'C' is released




fig : 555 timer as mono-stable multivibrator





fig:- function block diagram of 555 as mono-stable multi

→ As \bar{Q} is low, means the O/P goes high ($\approx V_{cc}$). The timing cycle now begins. Since the capacitor 'C' is unclamped, the voltage across it rises exponentially through 'R' towards ' V_{cc} ' with a time constant $-RC$ as shown in fig.

→ After a time period ' T ', the capacitor voltage becomes just greater (or) equal to $\frac{2}{3}V_{cc}$, the upper comparator will reset the FF.



→ that is, $R=1$, $Q_1 = 0$. So, this makes, $\bar{Q}=1$, so, (11)
 the transistor for ' Q_1 ' goes ON (i.e. saturated). thereby
 discharging the capacitor ' C ', rapidly to ground potential.
 as shown in the off fig:

→ Now, Let we calculate the voltage across the
 capacitor, is given by $V_C(t) = V_F + (V_i - V_F)e^{-t/RC}$
 $V_i \rightarrow 0$
 $V_F \rightarrow V_{CC}$

$$\text{At } t = T \Rightarrow V_C = \frac{2}{3} V_{CC}$$

$$\therefore \frac{2}{3} V_{CC} = V_{CC} (1 - e^{-T/RC})$$


$$\therefore T = RC \ln(\frac{1}{3})$$

$$= 1.1 RC \text{ (sec's)}$$

→ From the above eq:, we can say that, the timing interval is independent of the supply voltage.
 It may also be noted that, once triggered, the DIP remain in "high" state until the time 'T' elapses, which depends only on 'R & C'.

Any additional trigger pulse coming during this time will not change the DIP state. However if a ~~see~~ trigger reset pulse is applied to the gate terminal (pin 4), during the timing cycle, transistor ' Q_1 ' is off, Q_1 becomes ON & the external timing capacitor ' C ' is immediately discharged


→ Now, the O/P will, function, as shown in fig.
As shown in the fig., the O/P of Q_2 is directly connected to the Q/P of Q_1 so as to turn on Q_1 immediately & thereby avoid the propagation delay through the F/F.



→ Now, even if the first P/S released, the O/P will still remain "Low" until a +ve going trigger pulse is again applied at pin 2.

→ Sometimes, the monostable of this type will miss trigger on the pulse edges, even with the control pin bypassed via the capacitor. So, to prevent this, the ckt is modified by placing a resistor and capacitor combination of $10k\Omega$ & $0.001\mu F$ at the P/P forms a differentiator. as shown in fig.

→ During the +ve going edge of the trigger, the diode D becomes forward biased, thereby limiting the amplitude of the +ve spike to 0.7V.



Applications → pulse width generator
→ pulse width modulating Freq. divider

fig: modified monostable

(12)

Astable operation Using 555-timer

→ The ckt, connected as Astable using 555 Timer is shown in fig.

→ In order to understand the operation, let we see the ~~function~~ diagram of astable as shown in below fig:

→ Compared to monostable operations here, no trigger is needed, so, the pin 2 is connected to ground via the capacitor 'C'. & the resistor 'R' is divided into 'RA' & 'RB', as shown below

→ The pin '7' of discharging transistor 'Q₁' is connected to the junction of RA & RB. When the power supply 'V_{cc}' is connected, to the external timing capacitor 'C' changes towards 'V_{cc}' with a time constant $(R_{A+B})C$.




Fig. Astable multi Using 555 Timer

→ Compared to monostable, here, the resistor 'R' is divided into 'RA' & 'RB', as shown below




Fig. functional diagram

- 4
5
6
7
8
9
10
11
12
13
- During this time, the O/P pin is "high" ($\approx V_{cc}$) as Resf $R=0$, & $S=1$ & this combination makes $\bar{Q}=0$, which will unlamps the timing capacitor 'C', (or) release the shortckt.
 - When the voltage across the capacitor, equals to be precise is just greater than $\frac{2}{3}V_{cc}$, the upper Comparator triggers the FF so that, $\bar{Q}=1$. This in turn makes transistor ' Q_1 ' ON & the capacitor starts discharge towards ground through ' R_B ' & transistor ' Q_1 ', with a time constant " $R_B \cdot C$ ".
 - Why because, the current flows into transistor ' Q_1 ' through ' R_B '. The resistors ' R_A ' & ' R_B ' must be large enough to limit this current & prevent damage to the discharge transistor ' Q_1 '. The min. value of ' R_B ' is approx: equal to $\frac{V_{cc}}{0.2A}$, where $0.2A$ is the max. current flows through transistor ' Q_1 ' when it is ON.
 - During the discharge of the timing capacitor 'C', as it reaches (to be precise, is just less than) $\frac{1}{3}V_{cc}$, the lower Comparator is triggered & makes, $S=1$ & $R=0$, which turns $\bar{Q}=0$, which will unlamps the external timing capacitor 'C', so, ^{it charges to $\frac{2}{3}V_{cc}$} Thus, the capacitor periodically charged & discharged bw $\frac{1}{3}V_{cc}$ & $\frac{2}{3}V_{cc}$ respectively as shown in fig.
 - The fig. shows the timing seq: of O/P of astable




Fig. Timing seq:

multiplier as well as the capacitor voltage waveform which is a sawtooth.

(b)

→ When the O/P is "high" & the time taken by the capacitor to charge from $\frac{1}{3}V_{cc}$ to $\frac{2}{3}V_{cc}$. It is known as 't_{high}'

→ While the O/P is "low", & the time taken by the capacitor to discharge from $\frac{2}{3}V_{cc}$ to $\frac{1}{3}V_{cc}$ is known as "t_{low}".

→ First off all, Let we calculate, t_h.

the Voltage across Capacitor 'C' is,

$$V_C = V_{cc}(1 - e^{-t/RC})$$

Let we denote, the time taken by the ckt to charge from 0 to $\frac{2}{3}V_{cc}$ is,

$$\frac{2}{3}V_{cc} = V_{cc}(1 - e^{-t_1/RC})$$

$$\therefore t_1 = \underline{1.09RC}$$

, Let we denote the time taken by the ckt to change from 0 to $\frac{1}{3}V_{cc}$ is,

$$\frac{1}{3}V_{cc} = V_{cc}(1 - e^{-t_2/RC})$$

$$t_2 = \underline{0.405RC}$$

So, the time to change from $\frac{1}{3}V_{cc}$ to $\frac{2}{3}V_{cc}$ is

$$\begin{aligned} t_{high} &= t_1 - t_2 \\ &= 1.09RC - 0.405 = \underline{0.69RC} \end{aligned}$$

So, for the given ckt, the capacitor charges through $(R_A + R_B)C$

$$t_{High} = \underline{0.69(R_A + R_B)C}$$

→ Now, let us calculate, t_{low} , i.e. from $\frac{2}{3}V_{cc}$ to $\frac{1}{3}V_{cc}$

$$\frac{1}{3}V_{cc} = \frac{2}{3}V_{cc} e^{-t/RC}$$

$$t = 0.69RC$$

→ So, for the given ckt, the capacitor discharges through $R_B C$ ∴ $t_{low} = 0.69 R_B C$

Therefore, the total time, $T = T_{high} + T_{low}$

$$= 0.69(R_A + 2R_B)C \quad (1)$$

$$\therefore f = \frac{1}{T} = \frac{1.45}{(R_A + 2R_B)C}$$

* Duty cycle — is defined as the ratio of 'ON' time to the total time period $T (T_{high} + t_{low})$. Here, in this ckt, when the transistor 'Q' is ON, the O/P goes low.

Hence

$$\% \text{ Duty cycle} : \frac{t_{on}}{T} \times 100 = \frac{R_A R_B}{R_A + 2R_B} \times 100 \quad (2)$$

→ Therefore, in this configuration, it is not possible to have a duty cycle more than 50%. Since, $t_{high} = 0.69(R_A + 2R_B)C$ will always $> t_{low} = 0.69 R_B C$.

→ In order to obtain a symmetrical square wave, i.e. D = 50%, the resistance 'R_A' must be reduced to zero. However, now pin 7 is connected directly to V_{cc} & extra current will flow through 'Q' when it is ON. This may damage 'Q' as well as timer ckt.

→ An alternative ckt, which will allow duty cycle to be set at practically any level is shown in below fig: (14)

→ As shown in fig., During the changing portion of the cycle, diode 'D₁' is forward biased effectively short circuiting 'R_B',

$$\text{So that, } t_{\text{High}} = 0.69 R_A \cdot C$$

→ However, during the discharging portion of the cycle, the transistor 'Q₁' becomes 'ON', thereby grounding pin-7, & hence the diode 'D₁' is reverse biased, so,

$$t_{\text{Low}} = 0.69 R_B \cdot C$$

$$\therefore T = t_{\text{High}} + t_{\text{Low}}$$

$$= 0.69 (R_A + R_B) C$$

$$\boxed{\therefore f = \frac{1045}{(R_A + R_B) C}}$$

$$\therefore \text{Duty cycle, } D = \frac{R_B}{R_A + R_B}$$




Fig: Adjustable duty cycle
Rectangular wave generator

- Here, the resistors ' R_A ' & ' R_B ' could be made variable to allow the adjustment of freq. & pulse width. However, a series resistor of at least 100Ω (fixed) should be added to each ' R_A ' & ' R_B '. This will limit the peak current to the discharge transistor ' Q_1 ', when the variable resistors are at minimum value.
- And if, ' R_A ' is made equal to ' R_B ', then 50% of duty-cycle is achieved.