

# Waveform Generators Using op-amps

## Unit - III

The op-amps are widely used in circuits for generating various wave-forms. Most of the analog & digital equipment require one or more periodic wave-forms for timing, control & other functions.

→ The commonly used wave-form generators used in the design of op-amps are, sinusoidal, square & triangular wave-forms. This application of op-amps have made the design of oscillators.

→ Now, in this chapter we will see, the use of op-amp as oscillators, which are capable of generating a variety of op wave-forms.


→ Basically, the function of an oscillator is to generate alternating current (or voltage) wave-forms. More precisely an oscillator is a ckt, that generates a repetitive wave-form of fixed amplitude & freq. without any external ip signal.

→ The terms "oscillator" & "function generator" (or) "wave-form generator" represent the ckt employed for generating such wave-forms. Oscillators are used in radio, television, computers & communications.

## Basic principle of Oscillator:-

Oscillator is a type of feed back amp, in which, part of the OP is fed back to the IP via a feedback ckt. as shown in fig:

→ If the signal fed back is of proper per. magnitude & phase the ckt produce alternating currents (or) voltages.



→ Two requirements for oscillations fig: Basic block diagram of oscillator.

\* The magnitude of the loop gain  
i.e.  $|A_v \beta|$  should be  $> 1$  for small signal levels  
&  $A_v \beta = 1$  for desired OP voltage amplitude

\* The total phase shift produced around the loop must be  $0^\circ$  (or)  $360^\circ$ .

→ If the Amp: produces a phase of  $180^\circ$ , the feed-ckt, must provide an additional phase shift of  $180^\circ$ , so that - the total phase shift is  $360^\circ$ .

→ The type of waveform generated by an oscillator depends on the components in the ckt, & hence may be sinusoidal, square, (or) triangular.  
& the "freq: of oscillation" is determined by the components in feedback ckt.

# Multivibrators :-

Multi  $\rightarrow$  Many; Vibrator  $\rightarrow$  <sup>(2)</sup> oscillator

A ckt, which can oscillate at a no. of freqs, is called a "multivibrator". These are a group of "regenerative ckt", that are used extensively in timing applications. Basically, there are three types:

- $\rightarrow$  Astable
- $\rightarrow$  Bistable
- $\rightarrow$  Monostable

$\rightarrow$  Each of these multivibrators has two states:

\* Stable state :- is the state in which the device can stay permanently.


\* Quasi stable state :- means temporary stable state

Astable multivibrator :- It is also known as

"free running" multivibrator. The ckt has "two" "quasi stable" states, i.e. no stable states. Thus, there is oscillation b/w these two states. & no external signal are required to produce the change in state.

$\rightarrow$  Astable ckt are used to generate square waves, for ex: clock generation in digital systems.  
Now let us see op-amp configured as "astable"  
(or) free running symmetrical vibrator

$\rightarrow$  In free running mode, the two states are quasi-



i.e. the ckt switches superlatively b/w these two states. In one state, the amp. goes into " $+V_{sat}$ " & then in the other state it goes to " $-V_{sat}$ ". Thus the amp. o/p is a "square wave".


→ The period of the square wave is determined by the "time constant RC" & the feedback ratio established by the potential divider " $R_1 - R_2$ ".  
i.e.  $\beta = (R_2 / (R_1 + R_2))$

→ Now let us see the operation of the ckt, here, we are not applying any i/p, but we are getting the o/p. But we are giving the supply voltages for biasing, due to which, i/p bias-currents will flow & gives o/p voltage; which is feedback to the +ve i/p of op-amp.

→ Thus, the voltage at the i/p is nothing but the voltage across " $R_2$ " i.e.  $\beta V_o$ . i.e.  $V_{out} = \beta V_o$ .  
& may take values as  $+\beta V_{sat}$  (or)  $-\beta V_{sat}$  as shown below.

→ The o/p is also fed back to the -ve i/p by means of low pass RC combination.

Whenever, the i/p at the -ve terminal just exceeds " $V_{out}$ ", switching takes place & gives the square wave o/p.



as  $+V_{sat}$  &  $-V_{sat}$

→ Now, let us see, the voltage across the capacitor when the OP is at  $+V_{sat}$  &  $V_{out} = +\beta V_{sat}$ , the voltage across -ve IP is also at same potential. So, the capacitor charges through the resistor 'R' until it has just exceeded  $+\beta V_{sat}$  i.e. " $V_{sat}$ ".

\* When the voltage at -ve IP becomes just greater than " $V_{sat}$ ", the OP is driven into  $-V_{sat}$  i.e. the

Capacitor begins to discharge through 'R', towards  $+\beta V_{sat}$ . i.e. when the OP is " $-V_{sat}$ ", the capacitor discharges until " $-\beta V_{sat}$ ", & again OP switches to  $+V_{sat}$ . & the cycle repeats itself as shown in fig.

→ Therefore, the astable multivibrator produces "square" & "sawtooth" waves.  
 ↳ as OP ↳ as 'Vc'




Fig. Wave form across the capacitor.

→ Now, we have to find out the freq. of oscillation, which is from the voltage across 'Vc'

\* The freq. is determined by the time, it takes the capacitor to change from  $+\beta V_{sat}$  to  $-\beta V_{sat}$  (or vice versa)

So, the voltage across the capacitor as a function of time is given by,

$$V_c(t) = V_f + (V_i - V_f) e^{-t/RC}$$

where,  $V_f \rightarrow$  is the final value i.e.,  $+V_{sat}$ .

$V_i \rightarrow$  is the initial value i.e.,  $-\beta V_{sat}$ .

$$\therefore V_c(t) = V_{sat} + (\beta V_{sat} - V_{sat}) \cdot e^{-t/RC}$$

$$= V_{sat} - V_{sat}(1 - \beta) e^{-t/RC}$$

$\rightarrow$  At  $t = T_1$ , the voltage across the capacitor reaches  $+\beta V_{sat}$  & switching takes place,

$$\therefore V_c(T_1) = \beta V_{sat}$$

$$V_{sat}(1 - \beta) e^{-T_1/RC} = V_{sat} - V_{sat}(1 - \beta) e^{-T_1/RC}$$

$$\Rightarrow \boxed{T_1 = RC \ln \frac{1 + \beta}{1 - \beta}}$$

$V_{sat} - \beta V_{sat}$   
 $V_{sat}(1 - \beta)$   
 $\uparrow$   
 $V_{sat} - V_{sat}(1 - \beta)$   
 $V_{sat}(1 + \beta)$   
 Apply log on both sides  
 $e^{-T_1/RC} = \frac{V_{sat}(1 + \beta)}{V_{sat}(1 - \beta)}$

$$\therefore \text{Total time period } P, \text{ \& } 'T' = 2T_1 = 2RC \ln \frac{1 + \beta}{1 - \beta}$$

$\rightarrow$  If  $R_1 = R_2$ , then  $\beta = 0.5$  &

$$T = 2RC \ln(3)$$

$$\text{For } R_1 = 1.16 R_2 \Rightarrow T = 2RC$$

The O/P swings from  $+V_{sat}$  to  $-V_{sat}$  So, peak to peak  
 O/P  $V_0 = 2V_{sat}$

$\rightarrow$  i.e. depends only on external components.


→ The peak-to-peak amplitude can be varied by (4) varying the power supply voltages. However, a better tech: is used i.e. by the use of "back to back zener diodes" as shown in below-fig:

The op voltage is regulated to  $\pm (V_z + V_D)$  by the zener diodes

$$\therefore V_o(PP) = 2(V_z + V_D)$$

→ In this, the resistor "R<sub>sc</sub>" limits the current drawn from the op-amp to,

$$I_{sc} = \frac{V_{sat} - V_z}{R_{sc}}$$



i.e. 741/351 op-amp range is 10Hz - 50kHz.

fig: Use of back to back zener diodes

→ This ckt is applicable to Audio Amps. At higher <sup>other than this range, is required</sup> freqs, however, slow rate of the op-amp limits the slope of the opp square wave, then the ckt should use zener diodes.

→ Three volt limits total op swing. & also prevent app: from going into saturation.

→ If an asymmetric square wave is desired, then the zener diodes with diff: break down voltages "V<sub>z1</sub>" & "V<sub>z2</sub>" may be used. Then the OP is either "V<sub>o1</sub>" (or) "V<sub>o2</sub>", where,

$$+V_{sat} = V_{o1} = V_{z1} + V_D \quad \text{where, } V_D \rightarrow \text{forward diode Volt. Drop} = 0.7V$$

$$-V_{sat} = V_{o2} = V_{z2} + V_D$$

$$\text{+ve duration, } T_1 = RC \ln \left( \frac{1 + \beta V_{o2}/V_{o1}}{1 - \beta} \right)$$

$$\text{-ve duration, } T_2 = RC \ln \left( \frac{1 + \beta V_{o1}/V_{o2}}{1 - \beta} \right)$$

→ An alternative method, to get asymmetric square wave o/p is to add a "d.c" voltage source "V" in series with "R<sub>2</sub>". as shown in below fig:

→ Now, the capacitor 'C', swings b/w the voltage levels  $(\beta V_{sat} + V)$  &  $(-\beta V_{sat} + V)$ .

→ If the voltage source 'V' is made variable, voltage to freq. conversion can be achieved, though the variation will not be ~~zero~~ linear.





fig: Asymmetric square wave generator.

### Monostable multivibrator

Monostable multivibrator has "one stable" state & the other is "quasi stable" state. It can be made to switch to other state by applying a "triggering pulse", but, it then returns to its stable state after a time interval determined by the ckt component values.

→ Now, let us see, the op-amp as monostable multivibrator as shown in fig:





→ At the inverting i/p, the connection of diode  $D_1$  in parallel with the timing capacitor 'C', is used to prevent the inverting i/p of the op-amp from going positive, thus, it results monostable multivibrator.

→ The diode  $D_1$ , clamps the capacitor voltage to  $0.7V$ , when the o/p is at  $+V_{sat}$ . At the non-inverting i/p, the capacitor  $C_1$  & resistor  $R_1$ , forms the differentiator which is followed by diode  $D_2$ , through which a -ve going pulse signal of magnitude  $V_1$  is applied.   
 ↳ i.e. triggering pulse

→ here,  $R_1$  is assumed to be greater than  $R_2$ , so that the loading effect may be neglected. The diode  $D_2$ , avoids any +ve noise spike present in the trigger pulse.   
 ↳ the diode produces -ve pulses to the +ve i/p terminal

→ Now let us see the analysis for this. Initially, assume that, in the stable state, the o/p,  $V_o$  is at  $+V_{sat}$ . The voltage at +ve i/p through potential divider  $R_1$  &  $R_2$  is  $+V_{sat}$ . So the diode  $D_1$  conducts & the voltage across capacitor  $V_c$  gets clamped to  $+0.7V$ . In order for switching i.e. to go to -ve, we will apply


→ Now, if a -ve, trigger pulse of magnitude  $V_1$  is applied to the +ve i/p, so that, the effective signal, at this terminal is less than  $0.7V$  i.e.  $V_{sat} + (-V_1) < 0.7V$ , then the o/p of the op-amp will switch from  $+V_{sat}$  to  $-V_{sat}$ .

→ Now, the diode  $D_1$  is reverse biased & the capacitor starts discharging exponentially to  $-V_{sat}$  through the resistor  $R_1$ .

→ When the OP is  $-V_{sat}$ , the voltage at the IP is  $-\beta V_{sat}$ . When the capacitor voltage  $V_c$  becomes just slightly more  $-ve$  than  $-\beta V_{sat}$ , the OP of the op-amp switches back to  $+V_{sat}$  through 'R' until  $V_c$  is  $0.7V$ , as capacitor 'C' gets clamped to the voltage as shown in the waveforms.

→ Thus, the monostable multivibrator has one quasi stable state and one stable state i.e. it returns quasi-to-stable by applying the trigger pulse at the IP of differential mode  $D_2$ , & it will produce the spike which is applied to the IP. So, the voltage at the IP is  $< 0.7$ .

So, the OP switches to  $-V_{sat}$ . & when the capacitor 'C' discharges to  $-V_{sat}$ , again the OP switches back to  $+V_{sat}$  & then capacitor again charges & clamped to  $0.7V$ . At this stage, the OP is stay permanently at  $+V_{sat}$  until again another trigger pulse is applied.



→ Now, we have to calculate the pulse-width 'T' of monostable multivibrator as, (6)

$$V_c = V_f + (V_i - V_f) e^{-t/RC}$$

Where,  $V_i \rightarrow$  is the initial value,  $V_c = 'V_D'$

$V_f \rightarrow$  is the final value of  $V_c$  ↑ forward diode voltage  
 $= -V_{sat}$

$$\therefore V_c = -V_{sat} + (V_D + V_{sat}) e^{-t/RC}$$

At time,  $t = T$

$$V_c = -\beta V_{sat}$$

$$\therefore -\beta V_{sat} = -V_{sat} + (V_D + V_{sat}) e^{-T/RC}$$

$$\Rightarrow V_{sat}(1-\beta) = (V_D + V_{sat}) e^{-T/RC}$$

$$\therefore T = RC \ln \left( \frac{1 + \frac{V_D}{V_{sat}}}{1-\beta} \right)$$

where  $\beta = \frac{R_2}{R_1 + R_2}$

Q  $\nabla$   $V_{sat} \gg V_D$ , &  $R_1 = R_2$  so,  $\beta = 0.5$

$$\therefore T = 0.69 RC$$

→ For monostable operation, the trigger pulse width ' $T_P$ ' should be much less than 'T', i.e. the pulse width of  $\text{Q/P}$  of monostable multivibrator

→ The diode ' $D_2$ ' in the ckt is used to avoid the any -ive spikes from the differentiator.

\* The monostable multivibrator ckt is also referred to as "time delay ckt", as it generates a fast transition at a predetermined time ' $T$ ', after the application of EP trigger.

\* It is also called a "gating ckt", as it generates a rectangular wave form at a definite time, & thus could be used to gate parts of a system.

# IC 555 Timer.

(7)

The Astable & monostable ckt, so far we have seen, are so commonly required that, special-monolithic IC's, called "IC timers", have been made available. One ex- is "IC 555 timer", which has a wide acceptance in terms of cost & versatility.

→ The 555 timer is a highly stable device for generating accurate "time delay" or "oscillation". It was first introduced by "Signetic Corporation", as "SE/NE 555" & it is available in two package styles

→ i.e. "8-pin circular type", "TO-99 can", or "8-pin Mini-DIP", or "4-pin DIP". The 556 timer contains two 555 timers & is a 14-pin DIP.

→ There is also available Counter timer such as "Exar's XR-2240", which contains a "555 timer" plus a "programmable binary counter" in a single 16-pin package.


→ A single 555 timer can provide time delay ranging from "μs" to "hrs", where as timer can have a max. timing range of days.

→ The "SE-555 timer" is designed for the operating temp: range from  $-55^{\circ}$  to  $+125^{\circ}$  C, while the "NE-555 timer" operates over a temp: range of  $0^{\circ}$  to  $70^{\circ}$  C. The important features of the NE-555 timers are:

- operation on +5 to +18V supply voltage in both astable & monostable modes.
- Adjustable duty cycle.
- Timing from  $\mu$ sec to hrs.
- High current OP
- Capacity to source & sink current of 200mA.
- OP can drive TTL & CMOS
- Temp. stability of 50 parts per million (PPM)/ $^{\circ}$ C  
change in temp: (a) 0.0005% per  $^{\circ}$ C
- Reliable, easy to use, & low cost like a general purpose op-amp.

→ since it is easy to use, it is used in applications, oscillator, pulse generator, ramp & square wave generator, mono-shot multivibrator, traffic light control & voltage monitor & burglar alarm.

Now let us see the pin diagram of 555 timer shown below.



→ The above pin diagram is for 8-Pin DIP <sup>(8)</sup> 8-pin metal can packages. Now, let us see the description each pin.

Pin-1: Ground. All voltages are measured w.r. to GND.

Pin-2: Trigger: The OP of the timer depends on the amplitude of the external trigger pulse applied to this pin.

Pin-3: OP: There are two ways, a load can be connected to the OP terminal. Either b/w OP & GND, (or) b/w OP-supply & }

\* when the OP is low, the load current passes through the load which is connected b/w "OP & +Vcc" & the current passing into OP is called "sink current" & that load is called "normally on load".

\* when the OP is high, the load connected b/w OP & GND is called "normally off load" & that current is called "source current".

\* The max. value of source (or) sink current is 200mA

Pin-4 : Reset : The 555-timer is reset (or disabled) by applying a "low pulse" to this pin, & when the reset pin is not in use, that terminal should be connected to +Vcc to avoid any "false triggering"

pin 5 : Control Voltage - An external voltage applied to this terminal changes the threshold as well as the "trigger voltage", when it is not used, it should be bypassed to GND with a 0.01µF capacitor to prevent any noise disturbances.

pin-6 : Threshold : This is the non-inverting terminal of comparator 'C', which monitors the voltage across the external capacitor. when the voltage at this pin is  $\geq \frac{2V_{cc}}{3}$ , the O/P of Comparator 'C' goes high, which in turn switches the O/P of the timer low

Pin - 7 : Discharge - This pin is internally connected to the collector of transistor 'Q1'. In functional diagram, when the O/P of is high, the Q1 is "off" & acts as open ckt. to the external capacitor connected b/w. pin-7 & GND. on the other hand when O/P  $\rightarrow$  low, Q1  $\rightarrow$  saturated & acts as a short ckt, shorting out the external capacitor to GND

Pin-8 : +Vcc : The supply voltage of +5V to +18V is applied to this pin w.r to gnd




# Functional diagram of 555 timer

(9)

→ The below fig. shows the functional block diagram of 555 timer

→ There are three 5kΩ internal resistors act as voltage divider, & providing bias



Voltage of  $(\frac{2}{3})V_{cc}$  to the upper comparator &  $(\frac{1}{3})V_{cc}$  to the lower comparator, where,  $V_{cc} \rightarrow$  supply voltage.

fig. functional diagram of 555.

→ Since, these two voltages fix the necessary comparison threshold voltage, they also aid in determining the timing interval.

→ It is possible to vary time electronically too, by applying a modulation voltage to the Control Voltage (pin 5).

→ In applications, where no such modulation is intended, it is recommended by the manufacturer that, a capacitor (0.01  $\mu$ F) be connected b/w Control Voltage terminal (5) & GND to bypass "noise" or "ripple" from the supply.

→ In the standby (stable) state, the OP Q of the Control Flip Flop 'FF' is "High". This makes the OP "Low", because of power amp: which is basically an inverter.

→ A triggering pulse is applied to pin-2 & should have its d.c. level greater than the threshold level of the lower comparator (i.e.  $\frac{V_{CC}}{3}$ ).

→ At the rising edge of the trigger, as the trigger passes through " $\frac{V_{CC}}{3}$ ", the OP of the lower comparator goes "High" & "sets" the FF. i.e.  $Q=1$  &  $\bar{Q}=0$ .

→ During the falling edge, when the threshold voltage at pin-6 passes through  $(\frac{2}{3})V_{CC}$ , the OP of upper comparator goes "High" & resets the FF i.e.  $Q=0$  &  $\bar{Q}=1$ .

→ The reset i/p (pin 4) provides a mechanism to reset the FF in a manner which overrides the effect of any instruction coming to FF from the lower comparator. This overriding reset is effective when the reset i/p is less than about 0.4V.

→ This overriding reset is effective when the reset (10) IP is less than about 0.4V. When this reset is not used, it is returned to "Vcc".

→ The transistor 'Q<sub>2</sub>' serves as a buffer to recode the reset IP from the "FF" of transistor 'Q<sub>1</sub>'. The transistor 'Q<sub>2</sub>' is driven by an internal reference voltage "V<sub>ref</sub>" obtained from the supply voltage "Vcc".

### Monostable operation using 555 timer

→ First of all let us see the IC 555 timer, connected as monostable multivibrator as shown below.

→ Next let us see the functional diagram of 555 timer as monostable encoder to know the operation




Fig: 555 timer as monostable multivibrator

→ In the standby state, the flip flop holds the transistor Q<sub>1</sub> → ON, thus clamping the external timing capacitor 'C' to ground.

→ The OP remains at ground potential i.e. Low. As the trigger passes through  $\frac{Vcc}{3}$ , then the FF is set i.e.  $\bar{Q} = 0$ . This makes the transistor Q<sub>1</sub> → OFF; & the short ckt across the 'C' is released





Fig. - function Block diagram of 555 as mono-stable multi

→ As  $\bar{Q}$  is low, means the o/p goes high ( $=V_{cc}$ ). This timing cycle now begins. Since the capacitor 'C' is unclamped, the voltage across it rises exponentially through 'R' towards ' $V_{cc}$ ' with a time constant ' $RC$ ' as shown in fig.

→ After a time period ' $T$ ', the capacitor voltage is just greater (or) equal  $\frac{2}{3}V_{cc}$ , the upper comparator will reset the FF.



→ that is,  $R=1$ , &  $S=0$ . So, this makes,  $\bar{Q}=1$ , so (ii)  
 the transistor  $Q_1$  goes ON (i.e. saturates). thereby  
 discharging the capacitor 'C', rapidly to ground potential.  
 as shown in the OP fig.

→ Now, Let us calculate the voltage across the  
 capacitor, is given by  $V_c(t) = V_f + (V_i - V_f)e^{-t/RC}$   
 $V_c = V_{cc}(1 - e^{-t/RC})$   $V_i \rightarrow 0$   
 $V_f \rightarrow V_{cc}$

At  $t = T \Rightarrow V_c = \frac{2}{3} V_{cc}$

$\therefore \frac{2}{3} V_{cc} = V_{cc}(1 - e^{-T/RC})$

$\therefore T = RC \ln(1/3)$

$= 1.01 RC$  (sec's)


→ From the above eqs, we can say that, the timing  
 interval is independent of the supply voltage.

It may also be noted that, once triggered, the  
 OP remain in 'high' state until the time 'T'  
 elapses, which depends only on 'R' & 'C'.

→ Any additional trigger pulse coming during this  
 time will not change the OP state. However,  
 if a wide trigger reset pulse is applied to the  
 reset terminal, i.e. pin 4, during the timing cycle,  
 transistor  $Q_2 \rightarrow$  off,  $Q_1$  becomes on & the external  
 timing capacitor 'C' is immediately discharged.

→ Now, the  $Q_B$  will, inverted, as shown in fig.


As shown in the fig., the  $Q_B$  is directly connected to the  $Q_D$  of  $Q_1$  so as to turn on  $Q_1$  immediately & thereby avoid the propagation delay through the FF.



→ Now, even if the reset is released, the  $Q_B$  will still remain "Low" until a 've going trigger pulse is again applied at pin 2.

→ Sometimes, the monostable of this type will overshoot on +ve pulse edges, even with the control pin is bypassed via the capacitor. So, to prevent this, the  $R_1$  is modified by placing a resistor and capacitor combination of  $10k\Omega$  &  $0.001\mu F$  at the  $Q_D$  forms a differentiator, as shown in fig.

→ During the +ve going edge of the trigger, the diode  $D_1$  becomes forward biased, thereby limiting the amplitude of the +ve spike to  $0.7V$ .



Applications → missing detector  
 → pulse width modulator  
 → Linear Power generator  
 → Freq. divider

fig: modified monostable

# Astable operation Using 555 timer 2 -

→ The ckt, connected as Astable using 555 timer is shown in fig.

→ In order to understand the operation, let us see the operation diagram of astable as shown in below fig:




Fig. Astable multi Using 555 timer.

→ Compared to monostable operation, here, no trigger is needed, so, the pin 2 is connected to ground via the capacitor 'C'. <sup>also</sup> Compared to monostable, here, the timing resistor 'R' is divided into 'RA' & 'RB' as shown below in above fig.

→ The pin '7' of discharge transistor 'Q1' is connected to the junction of RA & RB. When the power supply 'Vcc' is connected, the external timing capacitor 'C' charges towards 'Vcc' with a time constant  $(R_{A+RB})C$ .




Fig. functional diagram


→ During this time, the o/p pin is "high" ( $\approx V_{cc}$ ) as Reset  $R=0$ ,  $S=1$  & this combination makes  $\bar{Q}=0$  which will unclamp the timing capacitor  $C'$  (or) release the shortcircuit.

→ When the voltage across the capacitor, equal (or) to be precise is just greater than  $\frac{2}{3}V_{cc}$ ; the upper comparator triggers the FF so that,  $\bar{Q}=1$ . This is in turn makes transistor  $Q_1$  ON & the capacitor starts discharges towards ground & through  $R_B$  & transistor  $Q_1$  with a time constant " $R_B \cdot C$ ".

→ Why because, the current flows into transistor  $Q_1$  through  $R_A$ . The resistors  $R_A$  &  $R_B$  must be large enough to limit this current & prevent damage to the discharge transistor  $Q_1$ . The min. value of  $R_A$  is approx: equal to  $\frac{V_{cc}}{0.02}$ , where  $0.02A$  is the max. current flows through transistor  $Q_1$  when it is ON.

→ During the discharge of the timing capacitor  $C'$  as it reaches (to be precise, is just less than)  $\frac{1}{3}V_{cc}$ , the lower comparator is triggered & makes,  $S=1$  &  $R=0$ , which turns  $\bar{Q}=0$ , which will unclamp the external timing capacitor  $C'$ , so, <sup>it charges to  $\frac{2}{3}V_{cc}$ .</sup> Thus, the capacitor periodically charged & discharged b/w  $\frac{2}{3}V_{cc}$  &  $\frac{1}{3}V_{cc}$  respectively as shown in fig.

→ The fig. shows the timing seq. of o/p of astable



4/8, 4/9, 4/11, 4/14, 4/23



multiplier as well as the Capacitor Voltage waveform which is a sawtooth.

(B)

→ When the OP is "high" & the time taken by the Capacitor to charge from  $\frac{1}{3} V_{cc}$  to  $\frac{2}{3} V_{cc}$ . It is known as

→ While the OP is "low", & the time taken by the Capacitor to discharge from  $\frac{2}{3} V_{cc}$  to  $\frac{1}{3} V_{cc}$  is known as " $t_{low}$ ".

→ First off all, Let us calculate, " $t_H$ ".

1) The Voltage across Capacitor 'C' is,

$$V_c = V_{cc} (1 - e^{-t/RC})$$

Let us denote, the time taken by the ckt to charge from 0 to  $\frac{2}{3} V_{cc}$  is,

$$\frac{2}{3} V_{cc} = V_{cc} (1 - e^{-t_1/RC})$$

$$\therefore t_1 = \underline{\underline{1.09RC}}$$

2) Let us denote the time taken by the ckt to charge from 0 to  $\frac{1}{3} V_{cc}$  is,

$$\frac{1}{3} V_{cc} = V_{cc} (1 - e^{-t_2/RC})$$

$$t_2 = \underline{\underline{0.405RC}}$$

→ So, the time to charge from  $\frac{1}{3} V_{cc}$  to  $\frac{2}{3} V_{cc}$  is

$$\begin{aligned} t_{High} &= t_1 - t_2 \\ &= 1.09RC - 0.405RC = \underline{\underline{0.69RC}} \end{aligned}$$

So, for the given ckt, the capacitor charges through  $(R_A + R_B)C$ .

$$\boxed{t_{High} = 0.69 (R_A + R_B) C}$$

→ Now, let us calculate,  $t_{low}$ , i.e. from  $\frac{2}{3} V_{cc}$  to  $\frac{1}{3} V_{cc}$

$$\frac{1}{3} V_{cc} = \frac{2}{3} V_{cc} e^{-t/RC}$$

$$t = 0.69 RC$$

→ So, for the given ckt, the capacitor discharges through

'RBC' ∴  $t_{low} = 0.69 R_B C$

Therefore, the total time,  $T = T_{high} + T_{low}$

$$= 0.69 (R_A + 2R_B) C$$

$$\therefore f = \frac{1}{T} = \frac{1.45}{(R_A + 2R_B) C}$$

\* Duty cycle:- is defined as the ratio of 'ON'-time to the total time period  $T$  ( $t_{high} + t_{low}$ ). Here, in this ckt, when the transistor 'Q<sub>1</sub>' is ON, the OP goes low.

Hence,

$$\% \text{Duty cycle} = \frac{t_{ON}}{T} \times 100 = \frac{R_A + R_B}{R_A + 2R_B} \times 100\%$$

→ Therefore, in this configuration, it is not possible to have a duty cycle more than 50%. Since,  $t_{high} = 0.69 (R_A + R_B) C$  will always  $>$   $t_{low} = 0.69 R_B C$ .

→ In-order to obtain a symmetrical square wave, i.e.  $D = 50\%$ , the resistance 'R<sub>A</sub>' must be reduced to zero. However, now pin 7 is connected directly to 'V<sub>cc</sub>'. & extra current will flow through 'Q<sub>1</sub>' when it is ON. This may damage 'Q<sub>1</sub>' as well as time ckt.

→ An alternative ckt, which will allow duty cycle to be set at practically any level as shown in below fig. (14)

→ As shown in fig., During the charging portion of the cycle, diode 'D<sub>1</sub>' is forward biased effectively short circuiting 'R<sub>B</sub>',

So that,  $t_{high} = 0.69 R_A \cdot C$

→ However, during the discharging portion of the cycle, the transistor 'Q<sub>1</sub>' becomes 'ON', thereby grounding pin-7, & hence

the diode 'D<sub>1</sub>' is reverse biased, so,

$$t_{low} = 0.69 R_B \cdot C$$

$$\therefore T = t_{high} + t_{low}$$

$$= 0.69 (R_A + R_B) C$$

$$\therefore f = \frac{1.45}{(R_A + R_B) C}$$

$$\therefore \text{Duty cycle, } D = \frac{R_B}{R_A + R_B}$$




Fig. Adjustable duty cycle rectangular wave generator

- Here, the resistors ' $R_A$ ' & ' $R_B$ ' could be made variable to allow the adjustment of freq. & pulse width. However, a series resistor of at least  $100\Omega$  (found) should be added to each ' $R_A$ ' & ' $R_B$ '. This will limit the peak current to the discharge transistor ' $Q_1$ ', when the variable resistors are at minimum value.
- And if, ' $R_A$ ' is made equal to ' $R_B$ ', then 50% of duty-cycle is achieved.